• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2005년도 ICCAS
• /
• pp.1216-1221
• /
• 2005

The GPS software receiver based on the SDR(Software Defined Radio) technology provides the ability to easily adopt other signal processing algorithms without changing or modifying the hardware of the GPS receiver. However, it is difficult to implement the GPS software receiver using a commercial processor because of heavy computation load for processing the GPS signals in real time. This paper proposes an efficient GPS signal processing scheme and correlator structure to reduce the computation load for processing the GPS signal in the GPS software receiver, which uses a patterned look-up table method to generate the correlation value between the GPS signals and the replica signals. In this paper, it is explained that the computation load of the proposed scheme is much smaller than that of the previous GPS signal processing scheme. Finally, the processing time of the proposed scheme is compared with that of the previous scheme, and the improvement is shown from the viewpoint of the computation load.

• 대한전기학회논문지:시스템및제어부문D
• /
• 제55권6호
• /
• pp.286-295
• /
• 2006

This paper presents a design of a real-time software GPS receiver which runs on a PC. The software GPS receiver has advantages over conventional hardware based receivers in terms of flexibility and efficiency in application oriented system design and modification. In odor to reduce the processing time of the software operations in the receiver, a shared memory structure is used with a dynamic data control, and the byte-type IF data is processed through an Open Multi-Processing technique in the mixer and integrator which requires the most computational load. A high speed data acquisition device is used to capture the incoming high-rate IF signals. The FFT-IFFT correlation technique is used for initial acquisition and FLL assisted PLL is used for carrier tracking. All software modules are operated in sequence and are synchronized with pre-defined time scheduling. The performance of the designed software GPS receiver is evaluated by running it in real-time using the real GPS signals.

• 한국항해항만학회:학술대회논문집
• /
• 한국항해항만학회 2006년도 International Symposium on GPS/GNSS Vol.2
• /
• pp.285-289
• /
• 2006

In this paper, a design and implementation of GPS/Galileo software receiver is given. As a GPS receiver, it is able to perform every function of receiver such as acquisition, code and carrier tracking, navigation bit extraction, navigation data decoding, pseudorange calculations, and position calculations. A method to acquire and track the Galileo BOC(1,1) signal is also required because the correlation of BOC(1,1) signal has multiple peaks different from that of GPS signal. Therefore, a method to detect the main-peak in correlation function of BOC signal is required to avoid false acquisition. In this paper, very-early, very late correlation is implemented to track the correct main peak. The performance of implemented GPS/Galileo software receiver with BOC(1,1) signal tracking feature is evaluated with GPS/Galileo IF signal generator.

• 한국항행학회논문지
• /
• 제18권4호
• /
• pp.312-318
• /
• 2014

본 연구의 대상인 정지궤도위성은 GPS위성 궤도보다 높은 고도에 위치하기 때문에 지상 사용자에 비하여 GPS 신호의 가시성과 신호 세기 면에서 큰 차이가 있다. 본 연구에서는 이러한 정지궤도위성환경에 탑재되는 GPS 수신기에서의 GPS 위성 신호 가시성을 분석하고, 미약신호 획득 및 추적 알고리즘인 CCMDB 알고리즘을 적용하여 정지궤도위성 탑재 GPS 수신기에서 활용 가능한 소프트웨어 GPS 수신기를 개발하였다. 개발된 소프트웨어 GPS 수신기의 검증을 위하여 상용 하드웨어 시뮬레이터로 정지궤도위성 탑재 GPS 수신기에서 수신되는 GPS 신호를 생성하였고 이를 처리하여 성능을 분석하였다. 항법해 계산 결과 평균 3축 위치 및 속도 오차는 각각 165.636 m와 0.5081 m/s로 계산되었다.

• 한국군사과학기술학회지
• /
• 제12권2호
• /
• pp.182-190
• /
• 2009

GPS receivers can be disrupted by intentional or unintentional jamming, then it is unable to receive GPS signals and it is impossible to get the correct navigation results. Anti-jamming schemes using array antennas are being studied well due to high performance of those, and the efforts to apply them to GPS receiver are also being done. A GPS receiver structure for a multiple beam-forming scheme among those schemes has been proposed in this paper, and the performance is also compared with that using a general GPS receiver structure. For a general GPS receiver structure, each satellite signal which is formed by a beam-forming scheme is summed to be processed in a part of digital signal processing. For a proposed GPS receiver structure, however, each satellite signal is respectively processed by a designated channel in a part of digital signal processing. Finally, it is confirmed that the proposed GPS receiver structure is superior to a general GPS receiver structure in a point of the carrier to noise power ratio and the navigation accuracy using a software platform.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2004년도 하계학술대회 논문집 D
• /
• pp.2350-2352
• /
• 2004

This paper presents the implementation-tation of the real-time software GPS Receiver based on FFT and FLL assisted PLL tracking algorithm. The FFT(fast fourier transform) based GPS si-gnal acquisition scheme provides a fast TTFF(time to first fix) performance. The tracking based on FLL assisted PLL enables tracking of GPS signal in a high dynamic environment. The designed software GPS receiver uses the indexing method for generating replica carrier to reduce computation load. The performance of the implemented GPS receiver is evaluated using high-dynamic simulated data from a simulator and real static data.

• 한국전자통신학회논문지
• /
• 제13권1호
• /
• pp.229-236
• /
• 2018

본 논문에서는 GPS 수신기에서 L1 C/A 신호의 포착과 추적을 이해하고, GPS 수신기 신호의 수신에 관해서 연구하고, GPS 신호 수신과정에 관해서 Matlab을 사용해서 모의실험을 한다. 실험한 결과, 우리가 실행한 방법의 정확성과 가능성을 확인할 수 있었고, GPS 수신기의 성능은 위성의 수신능력이 매우 중요하다는 것을 알 수 있었다.

• 한국항해항만학회:학술대회논문집
• /
• 한국항해항만학회 2006년도 International Symposium on GPS/GNSS Vol.2
• /
• pp.391-394
• /
• 2006

The paper deals with the experimental GNSS receiver built at the Czech Technical University for experiments with the real GNSS signal. The receiver is based on software defined radio architecture. Receiver consists of the RF front end and a digital processor based on programmable logic. Receiver RF front end supports GPS L1, L2, L5, WAAS/EGNOS, GALILEO L1, E5A, E5B signals as well as GLONASS L1 and L2 signals. The digital processor is based on Field Programmable Gate Array (FPGA) which supports embedded processor. The receiver is used for various experiments with the GNSS signals like GPS L1/EGNOS receiver, GLONASS receiver and investigation of the EGNOS signal availability for a land mobile user. On the base of experimental GNSS receiver the GPS L1, L2, EGNOS receiver for railway application was designed. The experimental receiver is also used in GNSS monitoring station, which is independent monitoring facility providing also raw monitoring data of the GPS, EGNOS and Galileo systems via internet.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년 학술대회 논문집 정보 및 제어부문
• /
• pp.394-396
• /
• 2006

When developing a new GPS receiver module, the essential problems are evaluation of reliable algorithms, software debugging, and performance comparison between algorithms to find optimal solution. Most GPS receiver modules nowadays use a correlator to track signals from satellites and an MCU (Micro Controller Unit) to control operations of the entire module. The problem of software evaluation from MCU is very difficult, due to limitation of MCU resources and low ability of interfacing with user. Normally, user has to expense special tool kit for a limiting access to MCU but it is also hard to use. This article introduces an implementation of a GPS receiver test bed using correlator GP2021 interfacing with ISA (Industry Standard Architecture) PC bus. This way can give user complete control and visibility into the operation of the receiver, then user can easily debug program and test algorithms. For this article, the least square method is implemented to test the hardware and software performance.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2000년도 제15차 학술회의논문집
• /
• pp.97-97
• /
• 2000

In this paper, a signal processing algorithm for software GPS receiver is proposed. The signal processor takes snapshot of the sampled If signal from the RF section of the GPS receiver. All the processing for code and carrier tracking and correlation are implemented using the digital signal processing techniques. In order to achieve fast code acquisition, correlation of the incoming GPS signal is performed using the FFT method, After code acquisition, to reduce the Doppler shift effect and increase the accuracy, the interpolation or the tracking are performed. The performance of the proposed processing algorithm is first evaluated using matlab/simulink. A signal acquisition board for sampling and logging GPS IF signal form the Mitel GPS RF chip set is constructed. In order to analyze the performance of the designed algorithm the experiments are performed and the results are analyzed.