• 한국신재생에너지학회:학술대회논문집
• /
• 한국신재생에너지학회 2007년도 춘계학술대회
• /
• pp.335-338
• /
• 2007

Cost effectiveness is an important parameter for producing DSSCs as compared to the widely used conventional silicon based solar cells. A fluorine-doped tin oxide (FTO) substrate coated with a catalytic amount of platinum is used as counter electrode in dye-sensitized solar cell. Carbonaceous materials are quite attractive to replace platinum due to their high electronic conductivity, corrosion resistance towards $I_{2}$, good catalytic effect and low cost. In this paper, the unit DSSCs with Pt and CNT as a counter electrode were connected in series-parallel externally, then the current-voltage curves were investigated to find out the connection characteristics of the DSSC with CNT counter electrode. The connection characteristics of the DSSC with CNT counter electrode is superior to that of the DSSC with Pt counter electrode. And a parallel connection of the DSSC with CNT counter electrode has higher efficiency than a series connection of that.

• 한국태양에너지학회:학술대회논문집
• /
• 한국태양에너지학회 2009년도 추계학술발표대회 논문집
• /
• pp.309-313
• /
• 2009

This study was conducted to improve the power of PV module using a surface cooling system. One of the unique characteristics of PV module is power drop as a module surface temperature increases due to the characteristics of crystalline silicon used in a solar cell. To overcome the output power reduction by temperature effect, module surface cooling using water circulation was performed. By cooling effect, module surface temperature drops maximally $20.3^{\circ}C$ predicting more than 10% power enhancement. Maximum deviation of voltage and current between a control and cooled module differed by 5.1V and 0.9A respectively. The maximum power enhancement by cooling system was 12.4% compared with a control module. In addition, cooling system can wash the module surface by water circulation so that extra power up of PV module can be achieved by removing particles on the surface which interfere solar radiation on the cells. Cooling system, besides, can reduce the maintenance cost and prevent accidents as a safety precaution while cleaning works. This system can be applied to the existing photovoltaic power generation facilities without any difficulties as well.

• 태양에너지
• /
• 제20권1호
• /
• pp.11-20
• /
• 2000

To get more insight into the buffering effects of the p-${\mu}c$-Si:H Inserted at the p-a-SiC:H/i-a-Si:H interface, we present a systematic numerical simulation using Gummel-Schafetter method. The reduced recombination loss at the p/i interface due to a constant bandgap buffer is analysed in terms of the variation of the p/i Interface region with a short lifetime and the characterisitics of the buffer such as mobility bandgap, acceptor concentration, and D-state density. The numerical modeling on the constant bandgap buffer demonstrates clearly that the buffering effects of the thin p-${\mu}c$-Si:H originate from the shrinkage of highly defective region with a short lifetime in the vicinity of the p/i interface.

• Current Photovoltaic Research
• /
• 제7권3호
• /
• pp.71-75
• /
• 2019

Solar energy is one of the renewable energy sources. It can respond to expanding energy demand. A solar cell module is designed to have a durability that can be developed over a long period of 25 years to be installed outdoors and perform like a stable power supply. We need Standard Test Condition (STC)-based power output data before and after testing to measure the power output of existing modules. The modules are shown to reduce power output by comparing data before and after outdoor experiments regardless of whether they are indoor or outdoor. It is easy to compare the power output quantities through the module simulator in the indoor. However, it takes a lot of testing time and costs to compare the power output on outdoor in the case of a high number of modules and distance from the module simulator. It can save time and costs if we can check the power output using the data in outdoor. We have used the long-term outdoor test to find the elements out that corresponds to the reductions in power output quantities. We have conducted research that matched the actual and the tests.

• 한국정보통신학회논문지
• /
• 제10권11호
• /
• pp.2075-2082
• /
• 2006

이 논문은 p-type single-crystalline float zone (FZ) 웨이퍼를 이용한 고효율 태양전지 제조 공정상의 공정 모델링과 최적화 기술에 대하여 서술하였다. 태양전지 제조 공정 중 중요한 4가지의 공정 1) Emitter formation; 2) Anti-Reflection-Coating (ARC): 3) Screen-printing; 4) Contact formation 중에서 제조비용을 줄여주며, 성능을 증대 시키는데 중요한 contact formation 공정을 모델링을 하고, 최적화 하였다. 본 논문에서는 공정에 소요되는 시간과 비용을 줄이기 위해 실험 계획법 (design of experiments: DOE) 중 중심 합성계획 (central composite design)을 이용하여 24개의 요인 (factorial), 8개의 축점 (axial points), 3개의 중심점 (center points)과 실험의 범위를 증가시키기 위한 6개의 임의점(random points)으로 실험계획을 수립하였다. 접촉형성(contact formation) 공정 이후에는 실험 결과를 사용하여 신경망 (neural network)으로 모델링을 하였다. 수립된 신경망 모델을 바탕으로 유전자 알고리즘 (genetic algorithm)을 이용하여 다양한 조합의 공정 파라미 터를 합성하는 방법으로 최적화를 수행하여 고효율의 태양전지를 구현할 수 있는 최적의 공정 조건을 수립하였다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 하계학술대회 논문집 Vol.9
• /
• pp.241-241
• /
• 2008

Macrofore formation in silicon and other semiconductors using electrochemical etching processes has been, in the last years, a subject of great attention of both theory and practice. Its first reason of concern is new areas of macropore silicone applications arising from microelectromechanical systems processing (MEMS), membrane techniques, solar cells, sensors, photonic crystals, and new technologies like a silicon-on-nothing (SON) technology. Its formation mechanism with a rich variety of controllable microstructures and their many potential applications have been studied extensively recently. Porous silicon is formed by anodic etching of crystalline silicon in hydrofluoric acid. During the etching process holes are required to enable the dissolution of the silicon anode. For p-type silicon, holes are the majority charge carriers, therefore porous silicon can be formed under the action of a positive bias on the silicon anode. For n-type silicon, holes to dissolve silicon is supplied by illuminating n-type silicon with above-band-gap light which allows sufficient generation of holes. To make a desired three-dimensional nano- or micro-structures, pre-structuring the masked surface in KOH solution to form a periodic array of etch pits before electrochemical etching. Due to enhanced electric field, the holes are efficiently collected at the pore tips for etching. The depletion of holes in the space charge region prevents silicon dissolution at the sidewalls, enabling anisotropic etching for the trenches. This is correct theoretical explanation for n-type Si etching. However, there are a few experimental repors in p-type silicon, while a number of theoretical models have been worked out to explain experimental dependence observed. To perform ordered macrofore formaion for p-type silicon, various kinds of mask patterns to make initial KOH etch pits were used. In order to understand the roles played by the kinds of etching solution in the formation of pillar arrays, we have undertaken a systematic study of the solvent effects in mixtures of HF, N-dimethylformamide (DMF), iso-propanol, and mixtures of HF with water on the macrofore structure formation on monocrystalline p-type silicon with a resistivity varying between 10 ~ 0.01 $\Omega$ cm. The etching solution including the iso-propanol produced a best three dimensional pillar structures. The experimental results are discussed on the base of Lehmann's comprehensive model based on SCR width.

• 마이크로전자및패키징학회지
• /
• 제28권3호
• /
• pp.17-24
• /
• 2021

페로브스카이트 태양전지는 용액공정으로 제작되어 공정 중 전구체 조성제어를 통해 밴드갭을 용이하게 조절할 수 있다. 탠덤 태양전지의 상부셀로 활용하여 실리콘 태양전지와 접합 시 30% 이상의 효율 달성이 가능하지만, 페로브스카이트 태양전지의 낮은 안정성이 상용화의 걸림돌로 작용하고 있다. 아이오딘 이온 및 전극 물질 확산이 주된 열화기구로 알려져 있어 장기 안정성을 확보하기 위해서는 이러한 이온 이동의 방지가 필요하다. 본 연구에서는 층간소재와 페로브스카이트 광활성층 사이의 이온이동에 의한 열화현상을 관찰하고, 이를 억제하기 위해 페로브스카이트 소재와 은전극 사이에 버퍼층을 도입하여 소자의 안정성을 확보하였다. 85℃에서 300시간 이상 보관 시 버퍼가 없는 소자는 페로브스카이트 층이 PbI₂ 및 델타상으로 변화하며 변색되었으며 AgI가 형성되는 것을 확인했다. LiF와 SnO₂ 버퍼 도입 시 이온이동 억제 효과를 통해 페로브스카이트 태양전지의 열안정성이 향상되었다. LiF버퍼층 적용 및 봉지를 한 소자는 85℃-85%RH damp heat 시험 200시간 후 효율감소가 발생하지 않았으며 추가로 AM 1.5G-1SUN 하에서 최대출력점을 추적하였을 때 200시간 후 초기 효율의 90% 이상 유지하는 것을 확인했다. 이 결과는 버퍼층 형성을 통한 층간 물질이동 억제가 장기안정성을 확보하기 위한 필요조건임을 보여준다.

• 대한기계학회논문집B
• /
• 제36권11호
• /
• pp.1135-1140
• /
• 2012

마스크를 이용하여 니켈 시드층의 형성 후 실버 도금을 통해 태양전지 상부전극을 형성하는 2 단계 전극형성 공정이 태양전지의 고효율화 방안으로 제안되었다. 본 연구에서는, 자외선 경화형 혹은 상변화 잉크를 고비용의 인쇄공정을 통해 마스크를 형성하는 방법을 대신하여, 코팅과 레이저의 복합공정을 통해 마스크를 형성하는 방법에 대해 제안하도록 한다. 마스크를 형성하는 물질로서 저비용의 저융점 왁스 혹은 플루오르카본 용액을 태양전지 웨이퍼 상에 코팅 후 레이저로 선택적으로 제거하여 전극패턴을 형성하였으며, 플루오르카본 용액 코팅이 왁스 코팅보다 패턴 균일도 측면에서 우수할 뿐만 아니라 통계적으로 0.16% 태양전지 효율증대를 유발한다는 점이 발견되었다.

• 태양에너지
• /
• 제17권1호
• /
• pp.59-66
• /
• 1997

개방전압과 단락전류와 같은 태양전지 출력변수들은 접합깊이, 도핑농도, 금속접합 및 태양전지구조에 의한 변수들이다. 태양전지 설계의 중요한 요소로서 인이 도핑된 에미터와 금속사이의 금속접합은 일함수 차이가 작아 낮은 직렬저항을 가져야 한다. PESC 태양전지는 금속 접합장벽 전극으로 티타늄을 사용한다. 새로운 접합장벽 전극물질로 티타늄과 일함수가 비슷하지만 전기전도도가 우수한 크롬은 금속 접합장벽 전극으로 유망한 금속이다. 티타늄은 일함수 차가 작지만, 접합장벽으로 크롬은 태양전지 제조시 티타늄보다 우수한 전기적 특성들을 갖는다. 본 논문에서는 실리콘 태양전지의 접합장벽 금속전극의 특성을 비교 분석하였다.

• 한국주조공학회지
• /
• 제33권2호
• /
• pp.69-74
• /
• 2013

Silicon (Si) wafer was grown by using direct growth from Si melt and contaminations of wafer during the process were investigated. In our process, BN was coated inside of all graphite parts including crucible in system to prevent carbon contamination. In addition, coated BN layer enhance the wettability, which ensures the favorable shape of grown wafer by proper flow of Si melt in casting mold. As a result, polycrystalline silicon wafer with dimension of $156{\times}156$ mm and thickness of $300{\pm}20$ um was successively obtained. There were, however, severe contaminations such as BN and SiC on surface of the as-grown wafer. While BN powders were easily removed by brushing surface, SiC could not be eliminated. As a result of BN analysis, C source for SiC was from binder contained in BN slurry. Therefore, to eliminate those C sources, additional flushing process was carried out before Si was melted. By adding 3-times flushing processes, SiC was not detected on the surface of as-grown Si wafer. Polycrystalline Si wafer directly grown from Si melt in this study can be applied for the cost-effective Si solar cells.