• Title/Summary/Keyword: Silicon crystal

Search Result 674, Processing Time 0.027 seconds

2D Slab Silicon Photonic Crystal for Enhancement of Light Emission in Visible Wavelengths

  • Cui, Yonghao;Lee, Jeong-Bong
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2008.10a
    • /
    • pp.887-890
    • /
    • 2008
  • We present 2D slab silicon-based photonic crystal optical insulator to enhance light emission efficiency of light-emitting diode (LED). A 2D slab silicon photonic crystal is designed in such a way that light emitting diode die can be placed in the middle of the silicon photonic crystal. The device creates light propagation forbidden region in horizontal plane for Transverse Electric (TE) light with the wavelength range of 450 nm to 600 nm.

  • PDF

Quality evaluation of diamond wire-sawn gallium-doped silicon wafers

  • Lee, Kyoung Hee
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.23 no.3
    • /
    • pp.119-123
    • /
    • 2013
  • Most of the world's solar cells in photovoltaic industry are currently fabricated using crystalline silicon. Czochralski-grown silicon crystals are more expensive than multicrystalline silicon crystals. The future of solar-grade Czochralski-grown silicon crystals crucially depends on whether it is usable for the mass-production of high-efficiency solar cells or not. It is generally believed that the main obstacle for making solar-grade Czochralski-grown silicon crystals a perfect high-efficiency solar cell material is presently light-induced degradation problem. In this work, the substitution of boron with gallium in p-type silicon single crystal is studied as an alternative to reduce the extent of lifetime degradation. The diamond-wire sawing technology is employed to slice the silicon ingot. In this paper, the quality of the diamond wire-sawn gallium-doped silicon wafers is studied from the chemical, electrical and structural points of view. It is found that the characteristic of gallium-doped silicon wafers including texturing behavior and surface metallic impurities are same as that of conventional boron-doped Czochralski crystals.

The annihilation of the flow pattern defects in CZ-silicon crystal by high temperature heat treatment (고온 열처리에 의한 결정결함의 재용해)

  • 서지욱;김영관
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.11 no.3
    • /
    • pp.89-95
    • /
    • 2001
  • The CZ-silicon crystal was annealed at $1350^{\circ}C$ to dissolve the vacancy type grown-in defects. A this temperature, the equilibrium concentration of the oxygen in the silicon crystal is around $1.7{\times}10^{18}$ which induces the oxygen undersaturation in the silicon crystal. This situation results in the faster dissolution of the grown-in defects in the bulk of the silicon wafer than near the surface. This indicates the possibility that the presence of the higher concentration of silicon interstitial hinders the dissolution of the grown-in defects, which were known to compose of the vacancy clusters with surrounding silicon oxide film. This expectation was confirmed by the observation that the slower dissolution of the grown-in defects near the surface of the silicon wafer in the oxygen atmosphere than in the argon atmosphere. This result is quite opposite to the previous argument hat presence of the excess silicon interstitial leads to faster dissolution of the vacancy type defects.

  • PDF

Formation Mechanism of the Micro Precipitates Causing Oxidation Induced Stacking Faults in the Czochralski Silicon Crystal.

  • Kim, Young-K.
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.1 no.1
    • /
    • pp.66-73
    • /
    • 1991
  • During the growth of macroscopically dislocation-free Czochralski silicon crystal, micro precipitates causing stacking faults in the silicon wafer during the oxidation are formed Thermal history the cryscausing acquire during the growth process is known to be a key factor determining the nucleation of this micro precipitates. In this article, various mechanisms suggested on the formation of microdefects in the silicon crystal are reviewed to secure the nucleation mechanism of the micro precipitates causing OSF whose pattern is normally ring or annular in CZ silicon crytal. B-defects which are known as vacancy clustering are considered to be the heterogeneous nucleation sites for the micro precipitates causing OSF in the CZ silicon crystals.

  • PDF

High resistivity Czochralski-grown silicon single crystals for power devices

  • Lee, Kyoung-Hee
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.18 no.4
    • /
    • pp.137-139
    • /
    • 2008
  • Floating zone, neutron transmutation-doped and magnetic Czochralski silicon crystals are being widely used for fabrication power devices. To improve the quality of these devices and to decrease their production cost, it is necessary to use large-diameter wafers with high and uniform resistivity. Recent developments in the crystal growth technology of Czochralski silicon have enable to produce Czochralski silicon wafers with sufficient resistivity and with well-controlled, suitable concentration of oxygen. In addition, using Czoehralski silicon for substrate materials may offer economical benefits, First, Czoehralski silicon wafers might be cheaper than standard floating zone silicon wafers, Second, Czoehralski wafers are available up to diameter of 300 mm. Thus, very large area devices could be manufactured, which would entail significant saving in the costs, In this work, the conventional Czochralski silicon crystals were grown with higher oxygen concentrations using high pure polysilicon crystals. The silicon wafers were annealed by several steps in order to obtain saturated oxygen precipitation. In those wafers high resistivity over $5,000{\Omega}$ cm is kept even after thermal donor formation annealing.

Silicon single crystal growth by continuous growth method (연속성장법에 의한 silicon 단결정 연속 성장)

  • J.W. Han;S.H. Lee;Keun Ho Orr
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.4 no.2
    • /
    • pp.111-118
    • /
    • 1994
  • Silicon single crystals were continuously grown by a modified process. Polycrystalline silicon powder was fed from the top reservoir to the growth chamber. Silicon single crystals were grown from the botton of the growth chamber. The balance between the gravitational force of melt and the centrifugal force originated from the rotation of seed was the one of the main factors to control the diameter of crystals grown and quality, etc.

  • PDF

Magnetic field effects of silicon melt motion in Czochralski crystal puller (초크랄스키 단결정 장치내 실리콘 용융액 운동의 자기장효과)

  • Lee, Jae-Hee
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.15 no.4
    • /
    • pp.129-134
    • /
    • 2005
  • A numerical analysis was performed on magnetic field effects of silicon melt motion in Czochralski crystal puller. The turbulent modeling was used to simulate the transport phenomena in 18' single crystal growing process. For small crucible angular velocity, the natural convection is dominant. As the crucible angular velocity is increased, the forced convection is increased and the distribution of temperature profiles is broadened. The cusp magnetic field reduces effectively the natural and forced convection near the crucible and the temperature profiles of the silicon fluids is similar in the case of conduction.

Single Crystal Silicon Thin Film Transistor using 501 Wafer for the Switching Device of Top Emission Type AMOLEDs (SOI 웨이퍼를 이용한 Top emission 방식 AMOLEDs의 스위칭 소자용 단결정 실리콘 트랜지스터)

  • Chang, Jae-Won;Kim, Hoon;Shin, Kyeong-Sik;Kim, Jai-Kyeong;Ju, Byeong-Kwon
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.16 no.4
    • /
    • pp.292-297
    • /
    • 2003
  • We fabricated a single crystal silicon thin film transistor for active matrix organic light emitting displays(AMOLEDs) using silicon on insulator wafer (SOI wafer). Poly crystal silicon thin film transistor(poly-Si TFT) Is actively researched and developed nowsdays for a pixel switching devices of AMOLEDs. However, poly-Si TFT has some disadvantages such as high off-state leakage currents and low field-effect mobility due to a trap of grain boundary in active channel. While single crystal silicon TFT has many advantages such as high field effect mobility, low off-state leakage currents, low power consumption because of the low threshold voltage and simultaneous integration of driving ICs on a substrate. In our experiment, we compared the property of poly-Si TFT with that of SOI TFT. Poly-Si TFT exhibited a field effect mobility of 34 $\textrm{cm}^2$/Vs, an off-state leakage current of about l${\times}$10$\^$-9/ A at the gate voltage of 10 V, a subthreshold slope of 0.5 V/dec and on/off ratio of 10$\^$-4/, a threshold voltage of 7.8 V. Otherwise, single crystal silicon TFT on SOI wafer exhibited a field effect mobility of 750 $\textrm{cm}^2$/Vs, an off-state leakage current of about 1${\times}$10$\^$-10/ A at the gate voltage of 10 V, a subthreshold slope of 0.59 V/dec and on/off ratio of 10$\^$7/, a threshold voltage of 6.75 V. So, we observed that the properties of single crystal silicon TFT using SOI wafer are better than those of Poly Si TFT. For the pixel driver in AMOLEDs, the best suitable pixel driver is single crystal silicon TFT using SOI wafer.

Development of a Contact Type Temperature Sensor Using Single Crystal Silicon Thermopile (단결정 실리콘 써모파일을 이용한 접촉형 온도센서 개발)

  • Lee, Young-Tae;Lee, You-Na;Lee, Wang-Hoon
    • Journal of Sensor Science and Technology
    • /
    • v.22 no.5
    • /
    • pp.369-373
    • /
    • 2013
  • In this paper, we developed contact type temperature sensor with single crystal silicon strip thermopile. This sensor consists of 15 p-type single crystal silicon strips, 17 n-types and contact electrodes on silicon dioxide silicon membrane. The result of electromotive force measuring showed very good characteristic as $15.18mV/^{\circ}C$ when temperature difference between the two ends of the thermopile occurs by applying thermal contact on the thermopile which was fabricated with silicon strip of $200{\mu}m$ length, $20{\mu}m$ width, $1{\mu}m$ thickness.

Melt-Crystal Interface Shape Formation by Crystal Growth Rate and Defect Optimization in Single Crystal Silicon Ingot (단결정 실리콘 잉곳 결정성장 속도에 따른 고-액 경계면 형성 및 Defect 최적화)

  • Jeon, Hye Jun;Park, Ju Hong;Artemyev, Vladimir;Jung, Jae Hak
    • Current Photovoltaic Research
    • /
    • v.8 no.1
    • /
    • pp.17-26
    • /
    • 2020
  • It is clear that monocrystalline Silicon (Si) ingots are the key raw material for semiconductors devices. In the present industries markets, most of monocrystalline Silicon (Si) ingots are made by Czochralski Process due to their advantages with low production cost and the big crystal diameters in comparison with other manufacturing process such as Float-Zone technique. However, the disadvantage of Czochralski Process is the presence of impurities such as oxygen or carbon from the quartz and graphite crucible which later will resulted in defects and then lowering the efficiency of Si wafer. The heat transfer plays an important role in the formation of Si ingots. However, the heat transfer generates convection in Si molten state which induces the defects in Si crystal. In this study, a crystal growth simulation software was used to optimize the Si crystal growth process. The furnace and system design were modified. The results showed the melt-crystal interface shape can affect the Si crystal growth rate and defect points. In this study, the defect points and desired interface shape were controlled by specific crystal growth rate condition.