• 제목/요약/키워드: Short circuit time

Search Result 395, Processing Time 0.027 seconds

Experimental Study on Characteristics of Dry Wire Electrical Discharge Machining (EDM) Process (건성 와이어방전가공 프로세스 특성에 관한 실험적 연구)

  • Lee, Sang-Won;Kim, Hong-Seok
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.27 no.1
    • /
    • pp.11-17
    • /
    • 2010
  • This study investigates the non-traditional manufacturing process of dry wire electrical discharge machining (EDM) in which liquid dielectric is replaced by a gaseous medium. Wire EDM experiments of thin workpieces were conducted both in wet and dry EDM conditions to examine the effects of spark cycle (T), spark on-time ($T_{on}$), thickness of work pieces, and work material on machining performance. The material removal rate (MRR) in the dry wire EDM case was much lower than that in the wet wire EDM case. In addition, the thickness of workpiece and work-material were found to be critical factors influencing the MRR for dry EDM process. The relative ratios of spark, arc and short circuit were also calculated and compared to examine the effectiveness of processes of dry and wet wire EDM.

RMS Current Estimation Technique for Reliability Analysis of Multiple Semiconductor Interconnects (신뢰성 해석을 위한 반도체 다중연결선의 RMS 전류 추정 기법)

  • Kim, Ki-Young;Kim, Deok-Min;Kim, Seok-Yoon
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.60 no.8
    • /
    • pp.1547-1554
    • /
    • 2011
  • As process parameters scale, interconnect width are reduced rapidly while the current flowing through interconnects does not decrease in a proportional manner. This effect increases current density in metal interconnects which may result in poor reliability. Since RMS(root-mean-square) current limits are used to evaluate self-heating and short-time stress failures caused by high-current pluses, RMS current estimation is very important to guarantee the reliability of semiconductor systems. Hence, it is critical to estimate the current limits through interconnects earlier in semiconductor design stages. The purpose of this paper is to propose a fast, yet accurate RMS current estimation technique that can offer a relatively precise estimate by using closed-form equations. The efficiency and accuracy of the proposed method have been verified through simulations using HSPICE for a vast range of interconnect parameters.

Design Review of Tulip Contactor by Garter Spring (가터스프링에 의한 튤립접촉자의 설계 고찰)

  • Cho, S.S.;Park, W.J.;Ahn, K.Y.;Oh, I.S.
    • Proceedings of the KIEE Conference
    • /
    • 2003.10a
    • /
    • pp.242-245
    • /
    • 2003
  • A garter spring, which is a long, special, close-coiled extension spring with its ends joined to form a ring, is used in tulip contactor between vacuum circuit breaker and bus bar in switchgear. To carry short-time current and resist welding at the contact surface in the tulip contactor, the garter spring must transmits an uniform contact force to the contact surface through the contact chips arranged in the circumference of bus bar. In this paper, the system for measurement of the contact force by the garter spring is developed. Using the developed measurement system, the design of the connection structure including the garter spring is reviewed to obtain the uniform contact forces in all of contact chips.

  • PDF

A Study on De-wiring at Electric Railway Trolley wire and Pantograph (전기철도 전차선과 판토그래프 이선에 대한 연구)

  • Shin, Seung-Chul;Kim, Jae-Chul;Han, Seong-Ho;Lee, Su-Gil
    • Proceedings of the KIEE Conference
    • /
    • 2006.07a
    • /
    • pp.319-320
    • /
    • 2006
  • At this study, one of the electrical problems, arc characteristics according to loss of contact between a pantograph and a catenary, was analyzed. A characteristic of arc current is disappeared in a short period of time. Nevertheless, it has large current same as a surge, so that it has EMI/EMC problems. In the case of the electrical railway system, there is oscillation and de-wiring. The are current is generated by these problems. The result of this study can be used as a facility design to prevent a surge and needs to prove through actual field data in the main circuit of an electric train for a precise analysis about effect of are.

  • PDF

High Power Factor Low Torque Ripple Drive Scheme of Single-Phase SRM based on Mathematical Model (수학적 모델을 기반으로 한 단상 SRM의 고역률 저토크리플 구동방식)

  • Liang, Jianing;Kim, Tae-Hyoung;Lee, Dong-Hee;Ahn, Jin-Woo
    • Proceedings of the KIEE Conference
    • /
    • 2007.04c
    • /
    • pp.103-106
    • /
    • 2007
  • This paper presents single-phase SRM drive system with single-stage high power factor and low torque ripple. Single-phase SRM has simple mechanical and electrical structure, robust and high speed operation characteristic. But conventional SRM drive with diode bridge rectifier and filter capacitor has a low power factor because of short charge time of capacitor. Therefore, this paper presents a novel single-phase SRM drive with single-stage structure circuit, which can improve the power factor and reduce peak torque ripple. A novel switching topology is presented base on mathematical analysis. The novel drive method is verified by simulations and experiments.

  • PDF

Detection and Diagnosis Solutions for Fault-Tolerant VSI

  • Cordeiro, Armando;Palma, Joao C.P.;Maia, Jose;Resende, Maia J.
    • Journal of Power Electronics
    • /
    • v.14 no.6
    • /
    • pp.1272-1280
    • /
    • 2014
  • This paper presents solutions for fault detection and diagnosis of two-level, three phase voltage-source inverter (VSI) topologies with IGBT devices. The proposed solutions combine redundant standby VSI structures and contactors (or relays) to improve the fault-tolerant capabilities of power electronics in applications with safety requirements. The suitable combination of these elements gives the inverter the ability to maintain energy processing in the occurrence of several failure modes, including short-circuit in IGBT devices, thus extending its reliability and availability. A survey of previously developed fault-tolerant VSI structures and several aspects of failure modes, detection and isolation mechanisms within VSI is first discussed. Hardware solutions for the protection of power semiconductors with fault detection and diagnosis mechanisms are then proposed to provide conditions to isolate and replace damaged power devices (or branches) in real time. Experimental results from a prototype are included to validate the proposed solutions.

A study on the effect of inverter nonlinear characteristic on the flux estimation of an induction motor (인버터의 비선형 특성이 유도전동기의 자속 추정에 미치는 영향에 대한 연구)

  • Kim, Sang-Hoon;Kim, Tae-Suk
    • Journal of Industrial Technology
    • /
    • v.28 no.B
    • /
    • pp.167-174
    • /
    • 2008
  • In this paper, the analysis on type effect of inverter output voltage distortion on the control of an induction motor is discussed. The inverter output voltage is distorted differently from the reference voltage owing to the inverter nonlinear characteristic. The inverter nonlinear characteristic results from the voltage drop, the inherent characteristic of the power semiconductor, and the dead time for preventing the short circuit of the inverter leg. This characteristic distorts the inverter output voltage and then, causes the motor flux estimation error. Although this characteristics do not significantly effect in the general-purpose induction motor control, but significantly effect on the low-speed operation of high performance motor control such as the sensorless vector control.

  • PDF

Electrically Induced Damping Characteristics and a Relevant Requirement for the Maximum Power Generation in Piezoelectric Vibration Energy Harvesters (압전 진동 에너지 수확 장치의 전기 유발 감쇠 특성 및 최대 전력 발생 조건)

  • Kim, Jae Eun
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.25 no.6
    • /
    • pp.406-413
    • /
    • 2015
  • The piezoelectric coupling in piezoelectric vibration energy harvesters with load resistance induces electrical damping as well as increase in the system stiffness. Starting from analytically deriving the explicit relations through governing equations in the frequency domain, this work identifies the characteristics of the electrically induced damping mechanism and shows that the electrically induced damping serves as a structural hysteretic damping on condition that a piezoelectric vibration energy harvester is excited at its short-circuit resonant frequency and its load resistor is optimally impedance- matched at the same time. Finally, it is analytically verified that the equivalence of a mechanical and an electrically induced damping ratio is required for the maximum power generation at a load resistor, which was claimed in some literature.

Apparatus for section of electric automobile (전차선 섹션 보호장치에 관한 연구)

  • Park, Ji-Soo;Shin, Dong-Nam;An, Seung-Gab;Lee, Jong-Woo
    • Proceedings of the KSR Conference
    • /
    • 2007.05a
    • /
    • pp.829-835
    • /
    • 2007
  • For constant operation, Electric Railway System has many electrically divided parts of the trolley lines to avoid error spreading. FRP-Section have a role to divide Catenary trolley lines electrically. If one electric train approach to the section at the same time with partial power failure, the pantograph of train can make a short circuit with supplied part to failure part. Electric arc induced with this switching effect, can break FRP-section, and there are such error cases. In this study, we propose one method to prevent FRP-section breakdown from these reason, with detecting sensor at the sectional position.

  • PDF

Study for Digital Logic Circuit Using Resonant Tunneling Diodes (공명투과다이오드를 이용한 논리회로의 응용 연구)

  • 추혜용;박평운;이창희;이일항
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.2
    • /
    • pp.75-80
    • /
    • 1994
  • AlAs/GaAs/AlAs RTDs(Resonant Tunneling Diodes) are fabricated and current-voltage properties of them are measured. At room temperature, peak to valley ratio is 2.4 NOT.AND.OR logic gates and Flip-Flop are fabricated using the bistable characteristics of RTDs. Although NOT.AND.OR logic gates need 5~8 transistors. only one RTD is sufficient to fabricate the logic gates. Since the switching time is very short(<10$^12$sec), it is possible to drive the semiconductor circuits fast and integrate them very large. And it is convinced the possibility of integrating RTDs to multilevel logic circuits by observing two peaks of similar current in the serial connection of two RTDs.

  • PDF