• Proceedings of the IEEK Conference
• /
• 2002.07b
• /
• pp.924-927
• /
• 2002

In this paper we proposed the design space exploration environment of re-configurable hybrid systems and evaluate the performance by changing design parameters. With this, we analyzed the effect of various scheduling methods which determine how we allocate hardware/software resources to application program. A simple static (fixed) mapping strategy produces almost the same performance compared with a sophisticated dynamic mapping strategy especially when a CPU is already busy with its pre-assigned own tasks.

• Proceedings of the IEEK Conference
• /
• 2002.06b
• /
• pp.65-68
• /
• 2002

The verification of software part and HW/SW interface suffer from the absence of the hardware platform at the end of partitioning and coding phase in design cycle. In this paper we present the design of easy verification for hardware design. Hardware and software engineer can verify their software program and hardware design for a chip that is emulated in proposed verification environment. Besides, designer can easily design the DEMO system.

• Journal of Advanced Navigation Technology
• /
• v.16 no.6
• /
• pp.1092-1100
• /
• 2012

In this paper, it has designed and developed the integrated aural cueing system(ACS) system of the reconfigurable tactical Flight Training System(RTT) for the 6 rotorcraft such as UH-1H, UH-60, AH-1H, 500MD, BO-100, and CH-47. RTT is an evolving alternative instructional training system to provide the ability to rehearsal and collectively train, through networked simulators in a unit-collective and combined arms simulated battlefield environment. ACS handles the volume, pitch and repetition of the digitally stored sounds based on commands it receives from the Host server. This paper explained and implemented the conceptual and detail design the ACS system. In order to evaluating the performance of the ACS system, we made the monitoring system for interworking the virtual Host and the ACS system. As the result, it was confirmed the good performance.

• The KIPS Transactions:PartA
• /
• v.11A no.5
• /
• pp.303-312
• /
• 2004

In this paper, we propose a methodology solving the problem of the hardware-software partitioning in reconfigurable systems using a Y-chart design space exploration and implement a simulator according to the methodology. The methodology generates a mapping set between tasks and hardware elements using the hardware element model and the application model. We evaluate the throughput by simulating cases in each mapping set. With the throughput evaluation result, we can select the mapping case with the highest throughput. We also propose an heuristic improving the simulation time by reducing the mapping set on the basis of the relationship between workload and parallelism. Simulation results show that we can reduce the size of mapping set which poses difficulties on hardware-software partitioning by up to 80%.

• Proceedings of the Korean Society of Machine Tool Engineers Conference
• /
• 2005.05a
• /
• pp.401-406
• /
• 2005

According to the ubiquitous times that is new important topic, the miniature is demanded in the industry at large. The high accuracy and accumulation make the assembly equipment and the production equipment huge from the size of view. The huge equipment brings about the expensive price of the equipment, a low flexibleness and a low productivity. It makes the manufacturing equipment huge that the accuracy only depends on the mechanism stiffness. The position of two assembled parts is transformed with the global coordinate system whose datum is machine coordinate system. The purpose of this research is invention of the module that can adjust one part to the order part automatically. The module that has a function of self adjustment only takes a stiffness in assemble direction and can be moved freely in the other direction so this function makes a self adjustment. The self adjustment module reduces the tact time and also diminishes the inferior goods and makes reconfigurable machine in $\mu-part$ assembly.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.7
• /
• pp.1418-1423
• /
• 2009

This paper describes the design and implementation of a System-on-a-Chip (SoC) for image processing applications to use in wearable/mobile products. The target Soc consists of LEON 2 core, AMBA/APB bus-systems and custom-designed controllers. A new FPGA-based prototyping platform is implemented and used for design and verification of the target SoC. To ensure that the implemented SoC satisfies the required performances, an image processing application is performed.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.40 no.8
• /
• pp.619-630
• /
• 2003

We present a method of runtime configuration scheduling in reconfigurable SoC design. As a model of computation, we use a popular formal model of computation, hierarchical FSM (HFSM) with synchronous dataflow (SDF) model, in short, HFSM-SDF model. In reconfigurable SoC design with HFSM-SDF model, the problem of configuration scheduling becomes challenging due to the dynamic behavior of the system such as concurrent execution of state transitions (by AND relation), complex control flow (HFSM), and complex schedules of SDF actor firing. This makes it hard to hide configuration latency efficiently with compile-time static configuration scheduling. To resolve the problem, it is necessary to know the exact order of required configurations during runtime and to perform runtime configuration scheduling. To obtain the exact order of configurations, we exploit the inherent property of HFSM-SDF that the execution order of SDF actors can be determined before executing the state transition of top FSM. After obtaining the order information and storing it in the ready configuration queue (ready CQ), we execute the state transition. During the execution, whenever there is FPGA resource available, a new configuration is selected from the ready CQ and fetched by the runtime configuration scheduler. We applied the method to an MPEG4 decoder and IS95 design and obtained up to 21.8% improvement in system runtime with a negligible overhead of memory usage.

• Proceedings of the KIEE Conference
• /
• 2006.10d
• /
• pp.166-168
• /
• 2006

This paper presents a speed control of AC servo system using LabVIEW program and cRIO (Compact RIO)hardware which is a real-time controller made in National Instruments company. LabVIEW is a GUI programming language easy to implement control system and cRIO is a reconfigurable hardware platform which is very simple. Therefore Lab VIEW and cRIO will be excellent tools to design and implement control system.

• Journal of Institute of Control, Robotics and Systems
• /
• v.9 no.4
• /
• pp.329-339
• /
• 2003

A neural network based adaptive controller design method is proposed for reconfigurable flight control systems in the presence of variations in aerodynamic coefficients or control effectiveness decrease caused by control surface damage. The neural network based adaptive nonlinear controller is developed by making use of the backstepping technique for command following of the angle of attack, sideslip angle, and bank angle. On-line teaming neural networks are implemented to guarantee reconfigurability and robustness to the uncertainties caused by aerodynamic coefficients variations. The main feature of the proposed controller is that the adaptive controller is designed with assumption that not any of the nonlinear functions of the system is known accurately, whereas most of the previous works assume that only some of the nonlinear functions are unknown. Neural networks loam through the weight update rules that are derived from the Lyapunov control theory. The closed-loop stability of the error states is also investigated according to the Lyapunov theory. A nonlinear dynamic model of an F-16 aircraft is used to demonstrate the effectiveness of the proposed control law.

• International Journal of Aeronautical and Space Sciences
• /
• v.4 no.1
• /
• pp.1-8
• /
• 2003

In this paper, a reconfigurable flight control system is designed by applying the sliding mode control scheme. The sliding mode control method is a nonlinear control method which has been widely used because of its merits such as robustness and flexibility. In the sliding mode controller design, the signum function is usually included, but it causes the undesirable chattering problem. The chattering phenomenon can be avoided by using the saturation function instead of signum function. However, the boundary layer of the sliding surface should be carefully treated because of the use of the saturation function. In contrast to the conventional approaches, the thickness of the boundary layer of our approach does not need to be small. The reachability to the boundary layer is guaranteed by the sliding mode controller. The fault detection and isolation process is operated based on a sliding mode observer. To evaluate the reconfiguration performance, a numerical simulation using six degree-of-freedom aircraft dynamics is performed.