• Title/Summary/Keyword: Pre-Processor

Search Result 225, Processing Time 0.023 seconds

화학공정 비정상상태 모사기의 최적 적분전략에 대한 고찰

  • 박정애;이강주;윤인섭
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1989.10a
    • /
    • pp.348-353
    • /
    • 1989
  • 화학공정 비정상상태 모사에 있어서 계산상 불리한 특성인 불연속성과 stiff한 성질에 대처할 수 있도록 sequential-clustered구조를 기본으로 하는 모사기에 불연속 처리 루틴을, 구현하였고, stiff성질의 완화를 위해 공정의 동특성 차이에 기인하는 latency를 이용하여 적절한 clustering기법으로 cluster크기를 결정하는 pre-processor를 개발하였다.

  • PDF

NASTRAN을 利용한 構造物의 動的解析

  • 박윤식
    • Journal of the KSME
    • /
    • v.22 no.6
    • /
    • pp.447-451
    • /
    • 1982
  • NASTRAN은 모든 구조물 특히 대형 구조물의 정적 해석(static analysis)뿐 아니라 동적 해석, 구조물과 주변 유체 유동과의 관계, seismic analysis, acoustic analysis등 광범위하게 사용되어 질 수 있는 전산 프로그램이다. KAIST에서는 NASTRAN을 보다 효과적으로 활용하기 위하여 pre-processor, postprocess의 개발에 노력하고 있으며 특히 NASTRAN 해석의 결과를 가시화 하기 위하여 computer graphics를 위한 전산 프로그램인 MOVIE-BYU를 NASTRAN과 연결 시켜 사용하려 시도하고 있다.

  • PDF

Development of Expert System for Tower Cranes

  • Kim, Ki-sung;Kang, Dong-gil;Hong, Ki-sup
    • Journal of Ship and Ocean Technology
    • /
    • v.3 no.2
    • /
    • pp.27-48
    • /
    • 1999
  • The paper is concerned with application to develop the expert system, which structural analysis and design process for tower cranes. The system is organized into three groups. One is pre-processor for creating input data files, another is `model former' which combines knowledge-base with inference engine for automatic generating structural analysis models, a third is application group for final analysis checks. In this study, geometric subroutine of `model former' designates node positions, nodes, elements numbers and element types. Load data subroutine computes weight of tower crane and device, slewing force, cargo load, wind force form rules or equations in knowledge-base. Also, Property and boundary subroutine applies element properties and boundary conditions to suitable elements and nodes. Design and analysis expert system for tower crane integrates these subroutine, `model former' and pre-processor. RBR(Rule-Base Reasoning) was adopted for a reasoning strategy of this expert system. And this expert system can produce structural analysis model and data, which can be used in ordinary structural analysis program (SAP, ADINA or NASTRAN, etc.). In this paper, this expert system produces format of the analysis model data, which are used in MSC/NASTRAN. The main discussions included in the paper are introduction of the tower crane and structural analysis, composition of the design expert system for tower crane and structural analysis using the expert system.

  • PDF

Partitioned Block Frequency Domain Adaptive Filtering Algorithm for Nonlinear Acoustic Echo Cancellation (비선형 음향 반향 제거를 위한 파티션 블록 주파수 영역 적응 필터링 알고리즘)

  • Lee, Keunsang;Ji, Youna;Park, Youngcheol
    • The Journal of the Acoustical Society of Korea
    • /
    • v.34 no.3
    • /
    • pp.177-183
    • /
    • 2015
  • This paper proposes a robust nonlinear acoustic echo canceller (NAEC) which is effective for modeling the nonlinearity of a speaker module and the long acoustic echo path within a speech communication environment. The proposed NAEC utilizes a sigmoid pre-processor for modeling the speaker nonlinearity and a partitioned block frequnecy-domain adaptive filter for identifying the acoustic echo path with small delay. Simulation results confirmed that the proposed algorithm achieves excellent performance with much lower computational complexity than the previous NAEC.

An Implementation of $5\times{5}$ CNN Hardware and Pre.Post Processor ($5\times{5}$ CNN 하드웨어 및 전.후 처리기 구현)

  • 김승수;정금섭;전흥우
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.10a
    • /
    • pp.416-419
    • /
    • 2003
  • The cellular neural networks have the circuit structure that differs from the form of general neural network. It consists of an array of the same cell which is a simple processing element, and each of the cells has local connectivity and space invariant template property. In this paper, time-multiplex image processing technique is applied for processing large images using small size CNN cell block, and we simulate the edge detection of a large image using the simulator implemented with a c program and matlab model. A 5$\times$5 CNN hardware and pre post processor is also implemented and is under test.

  • PDF

A Study on the Data Extraction and Formalization for the Generation of Structural Analysis Model from Ship Design Data (선체 구조설계로부터 구조해석 모델 생성에 필요한 데이타의 추출과 정형화에 관한 연구)

  • Jae-Hwan Lee;Yong-Dae Kim
    • Journal of the Society of Naval Architects of Korea
    • /
    • v.30 no.3
    • /
    • pp.90-99
    • /
    • 1993
  • As the finite element method has become a considerable and effective design tool in ship structural analysis, modeling of three dimensional finite element mesh is more necessary than before. However, the unique style and complexity of a ship usually make the modeling be hard and costly. Although most pre-processor of FEM software and geometric modeler provides modeling function, the capability is quite limited for complicated structure. In order to perform FEM modeling quickly, it is necessary to extract, rearrange, and formalize data from ship design database for partially automatic mesh generation. In this paper, the process of designing relational data tables from design data is shown as a part of analysis automation with the application of engineering database concept.

  • PDF

The Implementation of C Cross-Compiler for ES-C2340 DSP2 by Using the GNU Compiler (GNU 컴파일러를 이용한 ES-C2340 DSP2용 C 교차 컴파일러의 개발)

  • Lee, Si-Yeong;Gwon, Yuk-Chun;Yu, Ha-Yeong;Han, Gi-Cheon;Kim, Seung-Ho
    • The Transactions of the Korea Information Processing Society
    • /
    • v.4 no.1
    • /
    • pp.255-269
    • /
    • 1997
  • In this paper, we describe the implementation of C cross-compiler for the ES-C2340 DSP2 processor by using the GNU compiler. For the rapid and efficient developing of the compiler and other parts like the processor-dependent back -end which is implemented newly to build the compiler. This approach has several advantages. First, as we use GNU compiler's well-proved excellent optimization method and multi-language support capability, we can improve he efficiency and generality of the compiler. Second, as we concentrate on the high-level language as logic approving tool in processor developing process. And to support the cross-compiler, we also implement a text-level pre-linker.

  • PDF

Development and Application of Pre/Post-processor to EMTP for Sequence Impedance Analysis of Underground Transmission Cables (지중 송전선로 대칭분 임피던스 해석을 위한 EMTP 전후처리기 개발과 활용)

  • Choi, Jong-Kee;Jang, Byung-Tae;An, Yong-Ho;Choi, Sang-Kyu;Lee, Myoung-Hee
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.63 no.10
    • /
    • pp.1364-1370
    • /
    • 2014
  • Power system fault analysis has been based on symmetrical component method, which describes power system elements by positive, negative and zero sequence impedance. Obtaining accurate line impedances as possible are very important for estimating fault current magnitude and setting distance relay accurately. Especially, accurate calculation of zero sequence impedance is important because most of transmission line faults are line-to-ground faults, not balanced three-phase fault. Since KEPCO has started measuring of transmission line impedance at 2005, it has been revealed that the measured and calculated line impedances are well agreed within reasonable accuracy. In case of underground transmission lines, however, large discrepancies in zero sequence impedance were observed occasionally. Since zero sequence impedance is an important input data for distance relay to locate faulted point correctly, it is urgently required to analyze, detect and consider countermeasures to the source of these discrepancies. In this paper, development of pre/post processor to ATP (Alternative Transient Program) version of EMTP (Electro-Magnetic Transient Program) for sequence impedance calculation was described. With the developed processor ATP-cable, effects of ground resistance and ECC (Earth Continuity Conductor) on sequence impedance were analyzed.

Development and Application of a Physics-based Soil Erosion Model (물리적 표토침식모형의 개발과 적용)

  • Yu, Wansik;Park, Junku;Yang, JaeE;Lim, Kyoung Jae;Kim, Sung Chul;Park, Youn Shik;Hwang, Sangil;Lee, Giha
    • Journal of Soil and Groundwater Environment
    • /
    • v.22 no.6
    • /
    • pp.66-73
    • /
    • 2017
  • Empirical erosion models like Universal Soil Loss Equation (USLE) models have been widely used to make spatially distributed soil erosion vulnerability maps. Even if the models detect vulnerable sites relatively well utilizing big data related to climate, geography, geology, land use, etc within study domains, they do not adequately describe the physical process of soil erosion on the ground surface caused by rainfall or overland flow. In other words, such models are still powerful tools to distinguish the erosion-prone areas at large scale, but physics-based models are necessary to better analyze soil erosion and deposition as well as the eroded particle transport. In this study a physics-based soil erosion modeling system was developed to produce both runoff and sediment yield time series at watershed scale and reflect them in the erosion and deposition maps. The developed modeling system consists of 3 sub-systems: rainfall pre-processor, geography pre-processor, and main modeling processor. For modeling system validation, we applied the system for various erosion cases, in particular, rainfall-runoff-sediment yield simulation and estimation of probable maximum sediment (PMS) correlated with probable maximum rainfall (PMP). The system provided acceptable performances of both applications.

A Function-characteristic Aware Thread-mapping Strategy for an SEDA-based Message Processor in Multi-core Environments (멀티코어 환경에서 SEDA 기반 메시지 처리기의 수행함수 특성을 고려한 쓰레드 매핑 기법)

  • Kang, Heeeun;Park, Sungyong;Lee, Younjeong;Jee, Seungbae
    • Journal of KIISE
    • /
    • v.44 no.1
    • /
    • pp.13-20
    • /
    • 2017
  • A message processor is server software that receives various message formats from clients, creates the corresponding threads to process them, and lastly delivers the results to the destination. Considering that each function of an SEDA-based message processor has its own characteristics such as CPU-bound or IO-bound, this paper proposes a thread-mapping strategy called "FC-TM" (function-characteristic aware thread mapping) that schedules the threads to the cores based on the function characteristics in multi-core environments. This paper assumes that message-processor functions are static in the sense that they are pre-defined when the message processor is built; therefore, we profile each function in advance and map each thread to a core using the information in order to maximize the throughput. The benchmarking results show that the throughput increased by up to a maximum of 72 % compared with the previous studies when the ratio of the IO-bound functions to the CPU-bound functions exceeds a certain percentage.