• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2000년도 전력전자학술대회 논문집
• /
• pp.145-149
• /
• 2000

A single-stage power factor correction AC/DC converter with a simple link voltage suppressing circuit (LVSC) for the universal line application is proposed. Using this simple circuit a low link voltage can be realized without deadbands at line zero-crossings. The proposed converter is analyzed and a prototype converter with 5C, 12V output is implemented to verify the performance. The experimental results show that the link voltage stress and efficiency are about 447V and 81%, respectively.

• 전기의세계
• /
• 제26권3호
• /
• pp.84-91
• /
• 1977

A modified version of algorithm and computer program is proposed to improve the currently available contingency analysis methode for the security control of power system. The underlying principle is based upon the reasonable modification of the current methods suggested by Stagg, Tinny, Alsac, and Stott in consideration of speed, aceuracy, reliability and convergency characteristics. The algorithm and program are desirgned especially for On-Line operation, although Off-Line applications are readily available. Several case studies on the Koren Power Company's 48-bus, 91-line system have shown that the method proposed is efficiently powerful in a sense of practical applicability.

• Journal of information and communication convergence engineering
• /
• 제7권4호
• /
• pp.453-458
• /
• 2009

This paper presents two methods of designing a Broadband Impedance Matching (BIM) circuit for maximizing a power line communication (PLC) equipment (or Modem) signal injection into its load at any power line connection port. This optimal (BIM) circuit design is achieved in two phases: Butterworth gain function and Tchebycheff gain function. According to the comparison of simulation and practical results, the performances of two gain functions on BIM are discussed.

• 한국마린엔지니어링학회:학술대회논문집
• /
• 한국마린엔지니어링학회 2005년도 전기학술대회논문집
• /
• pp.401-405
• /
• 2005

This paper proposed a miniaturization passive element employing the multiple microstrip line. As a result of this method, we realized the transmission line miniaturized. The applying structure designed and evaluated a power divider on GaAS MMIC circuit. It draws a plan in a center Frequency as the observation could do good characteristic.

• 한국철도학회:학술대회논문집
• /
• 한국철도학회 2009년도 춘계학술대회 논문집
• /
• pp.411-417
• /
• 2009

This paper describes the development of integrated simulator for traction power supply system with GUI (Graphic User Interface). This simulator consists of a lot of calculation modules such as TPS, time table, line constant, and power supply system analysis. Each module has input and output structure respectively. The proposed simulator is tested on both high speed railway line and metropolitan subway line. The test has confirmed the function of the developed simulator.

• 한국전자파학회논문지
• /
• 제9권4호
• /
• pp.552-559
• /
• 1998

Conducted noise in power line contains both the common mode(CM) and differential mode(DM) noise. These two modes of noise are caused by different noise sources and paths. Therefore, CM/DM noise must be deal with individually in EMI filter. In this paper the technique to separate power line noise is presented, which can be used to measure both the CM and the DM noise from total generated noise. Also, noise-separator is designed and experimental results showed 30 dB above of separation performance in 10 kHz~10 MHz.

• 대한전기학회논문지
• /
• 제33권6호
• /
• pp.241-246
• /
• 1984

The power system scheduling process is formulated as an optimization problem with linear inequality constraints. AC Loadflow method is used for the problem solution and line losses are considered. The constraints under consiceration are generator power limits, load schedding limits and line capacity limits. In solving the objective function the Dual Relaxation method is adopted. Tests indicate that the method is practical for real time applications.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 하계학술대회 논문집 A
• /
• pp.108-110
• /
• 2002

In this paper, a fault location algorithm is suggested for line to line faults in distribution networks. Conventional fault location algorithms use the symmetrical component transformation, a very useful tool for transmission network analysis. However, its application is restricted to balanced network only. Distribution networks are, in general, operated in unbalanced manners, therefore, conventional methods cannot be applied directly, which is the reason why there are few research results on fault location in distribution networks. Especially, the line to line fault is considered as a more difficult subject. The proposed algorithm uses direct 3-phase circuit analysis, which means it can be applied not only to balanced networks but also to unbalanced networks like distribution a network. The comparisons of simulation results between one of conventional methods and the suggested method are presented to show its effectiveness and accuracy.

• 전자공학회논문지T
• /
• 제36T권4호
• /
• pp.47-52
• /
• 1999

본 논문은 Battery-전압 BOOST 컨버터를 2 중 기능의 역율 개선된 (PFC) 정류기로 대치시킨 새로운 구조의 On-line UPS를 제시함으로써 복잡한 전력단을 간단화 할 수 있는 방법을 제시한다. 또한 종래의 역율 개선 회로(PFC)에서는 직류 부하단의 전압 (${V_o}$) 의 리플에 대한 영향으로 인하여 고주파 스위칭 Converter에 적용하기 어려웠으나 본 논문에서는 개선된 On-line UPS를 사용하여 역율 개선기능과 승압 기능을 하나의 BOOST 컨버터로 통합함으로써 직류 부하단 전압의 리플을 최소화시켜서 고주파 스위칭 효율을 높이고, 시스템 설계 및 개발 경비를 감소시킬 수 있다. 이와 같이 개선된 UPS를 이용한 BOOST 컨버터의 가능성과 저가의 높은 전력 밀도를 실험적인 방법으로 검증하였다.

• 전기학회논문지
• /
• 제57권7호
• /
• pp.1150-1156
• /
• 2008

This paper introduces the PC clustering of the SIMD structure for a distributed processing of on-line contingency to assess a static security of a power system. To execute on-line contingency analysis of a large-scale power system, we need to use high-speed execution device. Therefore, we constructed PC-cluster system using PC clustering method of the SIMD structure and applied to a power system, which relatively shows high quality on the high-speed execution and has a low price. SIMD(single instruction stream, multiple data stream) is a structure that processes are controlled by one signal. The PC cluster system is consisting of 8 PCs. Each PC employs the 2 GHz Pentium 4 CPU and is connected with the others through ethernet switch based fast ethernet. Also, we consider N-1 line contingency that have high potentiality of occurrence realistically. We propose the distributed process algorithm of the SIMD structure for reducing too much execution time on the on-line N-1 line contingency analysis in the large-scale power system. And we have verified a usefulness of the proposed algorithm and the constructed PC cluster system through IEEE 39 and 118 bus system.