• Title/Summary/Keyword: Power Vector

Search Result 1,571, Processing Time 0.024 seconds

Design of Optimized Radial Basis Function Neural Networks Classifier Using EMC Sensor for Partial Discharge Pattern Recognition (부분방전 패턴인식을 위해 EMC센서를 이용한 최적화된 RBFNNs 분류기 설계)

  • Jeong, Byeong-Jin;Lee, Seung-Cheol;Oh, Sung-Kwun
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.66 no.9
    • /
    • pp.1392-1401
    • /
    • 2017
  • In this study, the design methodology of pattern classification is introduced for avoiding faults through partial discharge occurring in the power facilities and local sites. In order to classify some partial discharge types according to the characteristics of each feature, the model is constructed by using the Radial Basis Function Neural Networks(RBFNNs) and Particle Swarm Optimization(PSO). In the input layer of the RBFNNs, the feature vector is searched and the dimension is reduced through Principal Component Analysis(PCA) and PSO. In the hidden layer, the fuzzy coefficients of the fuzzy clustering method(FCM) are tuned using PSO. Raw datasets for partial discharge are obtained through the Motor Insulation Monitoring System(MIMS) instrument using an Epoxy Mica Coupling(EMC) sensor. The preprocessed datasets for partial discharge are acquired through the Phase Resolved Partial Discharge Analysis(PRPDA) preprocessing algorithm to obtain partial discharge types such as void, corona, surface, and slot discharges. Also, when the amplitude size is considered as two types of both the maximum value and the average value in the process for extracting the preprocessed datasets, two different kinds of feature datasets are produced. In this study, the classification ratio between the proposed RBFNNs model and other classifiers is shown by using the two different kinds of feature datasets, and also we demonstrate the proposed model shows superiority from the viewpoint of classification performance.

Motor Imagery EEG Classification Method using EMD and FFT (EMD와 FFT를 이용한 동작 상상 EEG 분류 기법)

  • Lee, David;Lee, Hee-Jae;Lee, Sang-Goog
    • Journal of KIISE
    • /
    • v.41 no.12
    • /
    • pp.1050-1057
    • /
    • 2014
  • Electroencephalogram (EEG)-based brain-computer interfaces (BCI) can be used for a number of purposes in a variety of industries, such as to replace body parts like hands and feet or to improve user convenience. In this paper, we propose a method to decompose and extract motor imagery EEG signal using Empirical Mode Decomposition (EMD) and Fast Fourier Transforms (FFT). The EEG signal classification consists of the following three steps. First, during signal decomposition, the EMD is used to generate Intrinsic Mode Functions (IMFs) from the EEG signal. Then during feature extraction, the power spectral density (PSD) is used to identify the frequency band of the IMFs generated. The FFT is used to extract the features for motor imagery from an IMF that includes mu rhythm. Finally, during classification, the Support Vector Machine (SVM) is used to classify the features of the motor imagery EEG signal. 10-fold cross-validation was then used to estimate the generalization capability of the given classifier., and the results show that the proposed method has an accuracy of 84.50% which is higher than that of other methods.

Design of Systolic Array for High Speed Processing of Block Matching Motion Estimation Algorithm (블록 정합 움직임추정 알고리즘의 고속처리를 위한 시스토릭 어레이의 설계)

  • 추봉조;김혁진;이수진
    • Journal of the Korea Society of Computer and Information
    • /
    • v.3 no.2
    • /
    • pp.119-124
    • /
    • 1998
  • Block Matching Motion Estimation(BMME) Algorithm is demands a very large amount of computing power and have been proposed many fast algorithms. These algorithms are many problem that larger size of VLSI scale due to non-localized search block data and problem of non-reuse of input data for each processing step. In this paper, we designed systolic arry of high processing capacity, constraints input output pin size and reuse of input data for small VLSI size. The proposed systolic array is optimized memory access time because of iterative reuse of input data on search block and become independent of problem size due to increase of algorithm's parallelism and total processing elements connection is localized spatial and temporal. The designed systolic array is reduced O(N6) time complexity to O(N3) on moving vector and has O(N) input/output pin size.

  • PDF

An Energy Efficient Routing Protocol using MAC-layer resources in Mobile Ad Hoc Networks (이동 애드혹 네트워크에서 MAC 계층 자원을 이용한 에너지 효율 라우팅 프로토콜)

  • Yoo, Dae-Hun;Choi, Woong-Chul
    • Journal of the Korea Society of Computer and Information
    • /
    • v.12 no.6
    • /
    • pp.219-228
    • /
    • 2007
  • End-to-end path setup and maintenance are very important for mobile ad-hoc wireless communications, because of the mobility and the limited battery capacity of the nodes in the networks. the AODV routing protocol is the one of mary proposed protocols. However, there are route failure problem with the Proposed protocols between intermediate nodes due to such mobility and exhausted battery characteristics, and this is because only the shortest hop count is considered for the route setup. If route failure happens. Problem such as the waste of bandwidth and the increment of the energy consumption occur because of the discarding data packets in the intermediate nodes and the path re-setup process required by the source node. In addition, it obviously causes the network lifetime to be shortened. This paper proposes a routing protocol based on the AODV routing protocol that it makes use of the remaining energy, signal strength and SNR of the MAC layer resources to setup a path.

  • PDF

Design of an LCL-Filter for Grid-Connected Three-Level Inverter System (계통 연계형 3-레벨 인버터 시스템을 위한 LCL-필터 설계 방법)

  • Park, Joon Young;Kim, Seok-Min;Seo, SeungGyu;Park, Seong-Soo;Lee, Kyo-Beum
    • Journal of IKEEE
    • /
    • v.21 no.2
    • /
    • pp.105-114
    • /
    • 2017
  • This paper proposes a design method of an LCL-filter for grid-tied three-level inverter systems. The demand for three-phase PWM inverters in applications such as wind or solar power generation systems has been increase in recent years. To reduce harmonic components caused by switching operation, such inverters are connected to the grid via an LCL filter. Although there are research results for designing LCL-filter, the modulation method should be fully considered to make the filter perform desired cancellation ability with minimized size. This paper presents the design methodology for an LCL-filter that is optimized for SVM switching operations. The simulation and experimental results verify the validity of the LCL-filter designed with proposed method in this paper.

The Impact of FDI on Economic Growth in Mongolia and Central Asia (외국인직접투자가 몽골 및 중앙아시아 경제발전에 미치는 영향 분석)

  • Narantsetseg, Narantsetseg;Park, Hyun Hee
    • International Commerce and Information Review
    • /
    • v.19 no.2
    • /
    • pp.65-84
    • /
    • 2017
  • This paper attempts to investigate FDI Trade have been viewed a power affecting economic growth in Mongolia and five Central Asian countries(Kazakhstan, Uzbekistan, Kyrgyzstan, Kazakhstan and Turkmenistan) directly and indirectly using the Vector Error Correction Model. The results of empirical analysis based on data from 1995 to 2015 confirmed that FDI had a significant impact on economic growth in the rest of countries expect Kazakhstan and Turkmenistan, and Trade was not statistically significant for all countries. Accordingly we've come to below conclusion in consideration of the results of the statistics survey. It is urgently required to implement the policies on promoting foreign investment at first in order to recover economic decline though the international trading is considered important in developing the economics of developing countries. Especially, the landlocked countries, namely the countries having same border should focus on promoting the development of transport and freight forwarding systems between the countries, implementing the policies on trade relationships and foreign direct investments throughout the nation in consideration of the low- level of market economic conditions.

  • PDF

A Study on the Performance Evaluation of Machine Learning for Predicting the Number of Movie Audiences (영화 관객 수 예측을 위한 기계학습 기법의 성능 평가 연구)

  • Jeong, Chan-Mi;Min, Daiki
    • The Journal of Society for e-Business Studies
    • /
    • v.25 no.2
    • /
    • pp.49-63
    • /
    • 2020
  • The accurate prediction of box office in the early stage is crucial for film industry to make better managerial decision. With aims to improve the prediction performance, the purpose of this paper is to evaluate the use of machine learning methods. We tested both classification and regression based methods including k-NN, SVM and Random Forest. We first evaluate input variables, which show that reputation-related information generated during the first two-week period after release is significant. Prediction test results show that regression based methods provides lower prediction error, and Random Forest particularly outperforms other machine learning methods. Regression based method has better prediction power when films have small box office earnings. On the other hand, classification based method works better for predicting large box office earnings.

Programming Model for SODA-II: a Baseband Processor for Software Defined Radio Systems (SDR용 기저대역 프로세서를 위한 프로그래밍 모델)

  • Lee, Hyun-Seok;Yi, Joon-Hwan;Oh, Hyuk-Jun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.7
    • /
    • pp.78-86
    • /
    • 2010
  • This paper discusses the programming model of SODA-II that is a baseband processor for software defined radio (SDR) systems. Signal processing On-Demand Architecture Ⅱ (SODA-II) is an on-chip multiprocessor architecture consisting of four processor cores and each core has both an wide SIMD datapath and a scalar datapath. This architecture is appropriate for baseband processing that is a mixture of vector computations and scalar computations. The programming model of the SODA-II is based on C library routines. Because the library routines hide the details of complex SIMD datapath control procedures, end users can easily program the SODA-II without deep understanding on its architecture. In this paper, we discuss the details of library routines and how these routines are exploited in the implementation of baseband signal processing algorithms. As application examples, we show the implementation result of W-CDMA multipath searcher and OFDM demodulator on the SODA-II.

Investigation and measurement of indoor low voltage powerline impedance for high data rate powerline communications (PLC) (고속 전력선 통신용 옥내 저전압 전력선 임피던스 측정 및 특성 연구)

  • 박영진;김관호
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.41 no.8
    • /
    • pp.93-97
    • /
    • 2004
  • Since powerline for powerline communications (PLC) is designed for supplying electric power using 60 Hz wave, they will have different electrical behaviors for high data rate PLC whose bandwidth is allocated between 1 MHz and 30 MHz. Thus, it is necessary to investigate the different properties in this frequency bandwidth for the high data rate PLC. In this paper, low voltage (220V) powerline impedance for indoor high data rate PLC in between 1 MHz and 30 MHz is measured. For measurement a low voltage coupling unit is made and a vector network analyzer is used. A T-equivalent circuit of the low voltage coupling unit is obtained and then powerline impedance is derived by measuring the reflection coefficient of the total powerline network. With the method proposed, impedance is measured in case of a general korean apartment and its property is analyzed. Measurement shows that the average impedance is about 100Ω.

Beamforming and User Scheduling for Device-to-Device Underlaying Cellular Networks (셀룰러 네트워크에서 D2D 통신을 고려한 빔 형성 및 스케줄링 기법)

  • Park, Sung-Soo;Bang, Keuk-Joon;Hong, Dae-Sik
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.49 no.2
    • /
    • pp.9-16
    • /
    • 2012
  • In this paper, the beamforming and user scheduling scheme for device-to-device (D2D) underlaying celullar networks with partial channel state information is investigated. In the proposed scheme, cellular users whose channels are nearly orthogonal to the channel between base station and D2D receiver are selected for unitary beamforming so as to minimize the interference to the D2D receiver. The interference caused by underlaying D2D communication can be minimized by reducing the D2D transmitter's transmission power. To enhance the cellular users' throughput further, we also investigate codebook generation method in which each code vector belongs to multiple unitary code matrices. From simulation results, we show that the proposed beamforming and user scheduling scheme mitigates D2D interference to the cellular networks and the codebook generation method improves cellular users' throughput.