• Proceedings of the KIPE Conference
• /
• 2007.07a
• /
• pp.120-122
• /
• 2007

A new power quality disturbance generator is proposed. The proposed scheme overcomes the problem of voltage drop of the conventional generator in normal mode. Therefore, the output voltage of the proposed generator is constant in normal mode and the efficiency of the series transformer is improved. The proposed generator has good feature of simple structure, cost effective implementation, high reliability and easy control. The usefulness of the scheme is verified through simulation and experiments.

• Proceedings of the KIEE Conference
• /
• 2003.07a
• /
• pp.157-159
• /
• 2003

To improve power quality, it is important to find the location of disturbance source. This paper presents a method to find the location of disturbance source that leads to voltage sag. The relative location of the source is defined and the method to determine the relative location of voltage sag is proposed. With this method, this paper shows that the location of disturbance source can be identified under distributed monitoring system.

• Journal of Power Electronics
• /
• v.18 no.4
• /
• pp.1075-1085
• /
• 2018

To deal with the operation performance degradation of permanent magnet synchronous machine (PMSM) drives with uncertainties and unmodeled dynamics, this paper presents a finite-time nonlinear disturbance observer (FTNDO) based discretized integral sliding mode (DISM) composite control scheme. Based on the reaching-law approach, a DISM speed controller featuring a superior dynamic quality and global robustness against disturbances is constructed. This controller can avoid the reaching phase and overlarge control action. In addition, a sliding mode differentiator based FTNDO is devised and extended to the discrete-time domain for disturbance estimation. The attractive features of the FTNDO are that it can provide a finite-time converging estimation and alleviate the chattering effect in conventional sliding mode observers, while retaining robustness to parameter variations. By feeding the estimate forward to the pre-stage DISM controller, both disturbances and chattering can be significantly suppressed. Moreover, considering the estimation error of a FTNDO caused by discrete sampling, a stability analysis of the composite controller is discussed. Experimental results validate the superiority of the presented scheme.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.50 no.1
• /
• pp.15-22
• /
• 2001

In this paper, a VSC(Voltage Sag Corrector) is discussed for the purpose of power quality enhancement. A fast detecting technique of voltage sag is accomplished through the detection of instantaneous value on synchronous reference frame. A robust characteristic against the noise is available by inserting the first order low pass filter in the detection circuit. The formula and the filter design process is described properly with the mathematical equations. Because the VSC system supply the active power to load, it is required to design the proper size of the energy storage system, In this paper, the capacitor bank is used as an energy storage system, and the size of the capacitor is designed from the point of view of input/output energy as the output power rating and the amplitude and duration time of the voltage sag. The simulation is accomplished by PSCAD/EMTDC.

• The Transactions of the Korean Institute of Electrical Engineers A
• /
• v.50 no.4
• /
• pp.197-207
• /
• 2001

In this paper, design problem of QFT-PSS using Genetic Algorithm(GA) is investigated for power systems with parameter variation and disturbance uncertainties. A robust controller for uncertain power systems can be designed automatically such that the cost of feedback is minimized and all robust stability and performance specifications are satisfied. It is shown that the proposed design method not only automates loop shaping but also improves design quality and improves the quality with a reduced order controller. The robustness of the proposed controller has been investigated on a single machine infinite bus model. The results are shown that the proposed QFT-PSS using GA is more robust tan conventional PSS.

• Proceedings of the KIEE Conference
• /
• summer
• /
• pp.260-262
• /
• 2004

In recent years, both utilities and users have expressed their deep concerns about the quality of electric power. The harmonic is the one of power quality disturbance, it can raise a problem on the power system. In this paper, the increasing application of power electronic equipment [especially (ASDs adjustable speed drives)] on distribution systems has led to a growing concern for harmonic distortion and the resulting impacts on system equipment and operations. The purpose of this study is to calculate the quantity of harmonic voltage by varying the RECT side ASD load and to design the optimal harmonic filter for the elimination of harmonics.

• Proceedings of the KIEE Conference
• /
• 2003.11a
• /
• pp.306-308
• /
• 2003

전력품질 향상기기인 DVR, D-STATCOM의 동작특성 분석을 위해서 미리 선정된 부하에 대한 PSDM(Power System Fault and Disturbance Recorder) 데이터를 근거로 ZIP모델을 구성하고 EMTDC 프로그램을 이용하여 이를 분석하였다.

• Proceedings of the KIPE Conference
• /
• 2003.11a
• /
• pp.202-205
• /
• 2003

Recently, UPS(Uninterruptible Power Supply) have been largely used to improve power souse quality as well as to protect critical loads such as computer, industrial system, medical equipment, etc, against power outage by providing clean and uninterrupted power under power supply disturbance or interruptions. But UPS is bulky because used battery. So, UPS size issue have received attention in the power electronics industry. Therefore, this paper proposed a implementation of inside of the computer power supply with UPS by the one-chip microprocessor to minimize UPS size. To verify the proposed power supply, the detail simulation and experiment results indicate that high-frequency switching and operation UPS can be achieved.

• KIEE International Transactions on Power Engineering
• /
• v.11A no.4
• /
• pp.1-8
• /
• 2001

This paper presents a discrete wavelet transform approach for detecting voltage sags initialized by fault conditions and starting of larger motors. The proposed technique is based on utilizing the summation value of D1(at scale 1) coefficients in multiresolution analysis(MRA) based on the discrete wavelet transform. In this paper, the proposed technique is tested under various cases of voltage sags. It is shown that the voltage sag detection technique based on the wavelet transform is a satisfactory and reliable method for detecting voltage sags in power quality disturbance analysis.

• KIEE International Transactions on Power Engineering
• /
• v.3A no.3
• /
• pp.130-138
• /
• 2003

This paper presents a discrete wavelet transform approach for determining the beginning and end times of voltage sags. Firstly, investigations in the use of some typical mother wavelets, namely Daubechies, Symlets, Coiflets and Biorthogonal are carried out and the most appropriate mother wavelet is selected. The proposed technique is based on utilizing the maximum value of Dl (at scale 1) coefficients in multiresolution analysis (MRA) based on the discrete wavelet transform. The results are compared with other methods for determining voltage sag duration, such as the Root Mean Square (RMS) voltage and Short Time Fourier Transform (STFT) methods. It is shown that the voltage sag detection technique based on the wavelet transform is a satisfactory and reliable method for detecting voltage sags in power quality disturbance analysis.