• Title/Summary/Keyword: Pinned Photodiode

Search Result 3, Processing Time 0.016 seconds

SOI CMOS image sensor with pinned photodiode on handle wafer (SOI 핸들 웨이퍼에 고정된 광다이오드를 가진 SOI CMOS 이미지 센서)

  • Cho, Yong-Soo;Choi, Sie-Young
    • Journal of Sensor Science and Technology
    • /
    • v.15 no.5
    • /
    • pp.341-346
    • /
    • 2006
  • We have fabricated SOI CMOS active pixel image sensor with the pinned photodiode on handle wafer in order to reduce dark currents and improve spectral response. The structure of the active pixel image sensor is 4 transistors APS which consists of a reset and source follower transistor on seed wafer, and is comprised of the photodiode, transfer gate, and floating diffusion on handle wafer. The source of dark current caused by the interface traps located on the surface of a photodiode is able to be eliminated, as we apply the pinned photodiode. The source of dark currents between shallow trench isolation and the depletion region of a photodiode can be also eliminated by the planner process of the hybrid bulk/SOI structure. The photodiode could be optimized for better spectral response because the process of a photodiode on handle wafer is independent of that of transistors on seed wafer. The dark current was about 6 pA at 3.3 V of floating diffusion voltage in the case of transfer gate TX = 0 V and TX=3.3 V, respectively. The spectral response of the pinned photodiode was observed flat in the wavelength range from green to red.

SOI Image Sensor Removed Sources of Dark Current with Pinned Photodiode on Handle Wafer (ICEIC'04)

  • Cho Y. S.;Lee C. W.;Choi S. Y.
    • Proceedings of the IEEK Conference
    • /
    • 2004.08c
    • /
    • pp.482-485
    • /
    • 2004
  • We fabricated a hybrid bulk/fully depleted silicon on insulator (FDSOI) complementary metal oxide semiconductor (CMOS) active pixel image sensor. The active pixel is comprised of reset and source follower transistors on the SOI seed wafer, while the pinned photodiode and readout gate and floating diffusion are fabricated on the SOI handle wafer after the removal of the buried oxide. The source of dark current is eliminated by hybrid bulk/FDSOI pixel structure between localized oxidation of silicon (LOCOS) and photodiode(PD). By using the low noise hybrid pixel structure, dark currents qm be suppressed significantly. The pinned photodiode can also be optimized for quantum efficiency and reduce the noise of dark current. The spectral response of the pinned photodiode on the SOI handle wafer is very flat between 400 nm and 700 nm and the dark current that is higher than desired is about 10 nA/cm2 at a $V_{DD}$ of 2 V.

  • PDF

Analytical Pinning-Voltage Model of a Pinned Photodiode in a CMOS Active Pixel Sensor

  • Lee, Sung-Sik;Nathan, Arokia;Lee, Myung-Lae;Choi, Chang-Auck
    • Journal of Sensor Science and Technology
    • /
    • v.20 no.1
    • /
    • pp.14-18
    • /
    • 2011
  • An analytical pinning-voltage model of a pinned photodiode has been proposed and derived. The pinning-voltage is calculated using doping profiles based on shallow- and exponential-junction approximations. Therefore, the derived pinning-voltage model is analytically expressed in terms of the process parameters of the implantation. Good agreement between the proposed model and simulated results has been obtained. Consequently, the proposed model can be used to predict the pinning-voltage and related performance of a pinned photodiode in a CMOS active pixel sensor.