• Title/Summary/Keyword: Phase correction

Search Result 560, Processing Time 0.026 seconds

A Study on Multi Target Elevation Angle Estimation of Hight Directivity using Multi Stacked Beam Forming (다중 스택 빔 형성을 이용한 고 지향성의 다중 목표물 고각 추정에 대한 연구)

  • Lee, Kwan-Hyeong;Song, Woo-Young;Lee, Myung-Ho
    • Journal of the Korea Society of Computer and Information
    • /
    • v.16 no.8
    • /
    • pp.129-135
    • /
    • 2011
  • In this paper, we propose a multi target's elevation angle estimation method using multi beam forming technique. This method make a stacked beam to digital processing a received signal in array element. There can be desired receiving beam to application weight value at antenna element in beam forming. Currently, we are to make multi stacked beam using fast fourier transform in stead of phase shifter to be a computer performance much improvement. Also, we improve multi beam directivity using beam steering error correction technique in order to beam steering to desired direction in receiver. Through simulation, we show that the proposed elevation estimation method based on fast fourier transform and beam steering error correction technique, improves th performance of target estimation compared to previous method.

Packet Detection and Frequency Offset Estimation/Correction Architecture Design and Analysis for OFDM-based WPAN Systems (OFDM-기반 WPAN 시스템을 위한 패킷 검출 및 반송파 주파수 옵셋 추정/보정 구조 설계 및 분석)

  • Back, Seung-Ho;Lee, Han-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.7
    • /
    • pp.30-38
    • /
    • 2012
  • This paper presents packet detection, frequency offset estimation architecture and performance analysis for OFDM-based wireless personal area network (WPAN) systems. Packet detection structure is used to find the start point of a packet exactly in WPAN system as the correlation value passes the constant threshold value. The applied autocorrelation structure of the algorithm can be implemented simply compared to conventional packet detection algorithms. The proposed frequency offset estimation architecture is designed for phase rotation process structure, internal bit reduction to reduce hardware size and the frequency offset adjustment block to reduce look-up table size unlike the conventional structure. If the received signal can be compensated by estimated frequency offset through the correction block, it can reduce the impact on the frequency offset. Through the performance result, the proposed structure has lower hardware complexity and gate count compared to the conventional structure. Thus, the proposed structure for OFDM-based WPAN systems can be applied to the initial synchronization process and high-speed low-power WPAN chips.

An Quality Management Effort Estimation Model Based on Defect Filtering Concept (결점 필터링 개념 기반 품질관리 노력 추정 모델)

  • Lee, Sang-Un
    • Journal of the Korea Society of Computer and Information
    • /
    • v.17 no.6
    • /
    • pp.101-109
    • /
    • 2012
  • To develop high quality software, quality control plan is required about fault correction that is latent within software. We should describe fault correction profile properly for this. The tank and pipe model performs complex processes to calculate fault that is remove and escapes. Also, we have to know in which phase the faults were inserted, removed and escaped and know the fault detection rate at any phases. To simplify such complex process, this paper presented model to fault filtering concept. Presented model has advantage that can describe fault more shortly because need not to consider whether was involved in fault that escaped fault is inserted at any step at free step. Also, presented effort estimating model that do fetters in function of fault removal quality and productivity measure and is required in fault detection.

A Study on the Robustness of a 16Kbps SBC over the Rayleigh fading Channel Error (16Kbps SBC의 Rayleigh 페이딩 채널에러에 대한 강인성 연구)

  • 오수환;이상욱
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.11 no.4
    • /
    • pp.287-295
    • /
    • 1986
  • In this paper, a SBC(sub-band-coding) is proposed to code a speech signal for a digital mobile radio and a robustness of speech quality of the SBC over the Rayleigh fading channel is investigated via a computer simulation. First the Rayleigh fading channel and 16-ary DPSK receiver models are presentes and verified its validitties by comparing with theoretical values. Three different measures: SNR, LPC distance measure and subjective listening test, were used to evaluate the effects due to the Rayleigh fading channel errors. From the results of computer simulation at BER=$10_{-3}$, $10_{-2}$, 5$ imes$$10_{-2}$, it was found that the speech remained quite intelligible at BER=$10_{-2}$and the link is still usuable even at BER=5$ imes$$10_{-2}$ Thus it was concluded that the SBC can be applicable to the digital mobile radio on the Rayleigh fading channel error in the range of $10_{-4}$~$10_{-2}$ without emplowing any error correction codes.

  • PDF

SBAS SIGNAL SYNCHRONIZATION

  • Kim, Gang-Ho;Kim, Do-Yoon;Lee, Taik-Jin;Kee, Changdon
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • v.1
    • /
    • pp.309-314
    • /
    • 2006
  • In general DGPS system, the correction message is transferred to users by wireless modem. To cover wide area, many DGPS station should be needed. And DGPS users must have a wireless modem that is not necessary in standalone GPS. But SBAS users don't need a wireless modem to receive DGPS corrections because SBAS correction message is transmitted from the GEO satellite by L1 frequency band. SBAS signal is generated in the GUS(Geo Uplink Subsystem) and uplink to the GEO satellite. This uplink transmission process causes two problems that are not existed in GPS. The one is a time delay in the uplink signal. The other is an ionospheric problem on uplink signal, code delay and carrier phase advance. These two problems cause ranging error to user. Another critical ranging error factor is clock synchronization. SBAS reference clock must be synchronized with GPS clock for an accurate ranging service. The time delay can be removed by close loop control. We propose uplink ionospheric error correcting algorithm for C/A code and carrier. As a result, the ranging accuracy increased high. To synchronize SBAS reference clock with GPS clock, I reviewed synchronization algorithm. And I modified it because the algorithm didn't consider doppler that caused by satellites' dynamics. SBAS reference clock synchronized with GPS clock in high accuracy by modified algorithm. We think that this paper will contribute to basic research for constructing satellite based DGPS system.

  • PDF

Effective Korean Speech-act Classification Using the Classification Priority Application and a Post-correction Rules (분류 우선순위 적용과 후보정 규칙을 이용한 효과적인 한국어 화행 분류)

  • Song, Namhoon;Bae, Kyoungman;Ko, Youngjoong
    • Journal of KIISE
    • /
    • v.43 no.1
    • /
    • pp.80-86
    • /
    • 2016
  • A speech-act is a behavior intended by users in an utterance. Speech-act classification is important in a dialogue system. The machine learning and rule-based methods have mainly been used for speech-act classification. In this paper, we propose a speech-act classification method based on the combination of support vector machine (SVM) and transformation-based learning (TBL). The user's utterance is first classified by SVM that is preferentially applied to categories with a low utterance rate in training data. Next, when an utterance has negative scores throughout the whole of the categories, the utterance is applied to the correction phase by rules. The results from our method were higher performance over the baseline system long with error-reduction.

Two-dimensional OCDMA Encoder/Decoder Composed of Double Ring Add/Drop Filters and All-pass Delay Filters (이중 링 Add/Drop 필터와 All-pass 지연 필터로 구성된 이차원 OCDMA 인코더/디코더)

  • Chung, Youngchul
    • Korean Journal of Optics and Photonics
    • /
    • v.33 no.3
    • /
    • pp.106-112
    • /
    • 2022
  • A two-dimensional optical code division multiple access (OCDMA) encoder/decoder, which is composed of add/drop filters and all-pass filters for delay operation, is proposed. An example design is presented, and its feasibility is illustrated through numerical simulations. The chip area of the proposed OCDMA encoder/decoder could be about one-third that of a previous OCDMA device employing delay waveguides. Its performance is numerically investigated using the transfer-matrix method combined with the fast Fourier transform. The autocorrelation peak level over the maximum cross-correlation level for incorrect wavelength hopping and spectral phase code combinations is greater than 3 at the center of the correctly decoded pulse, which assures a bit error rate lower than 10-3, corresponding to the forward error-correction limit.

Controls Methods Review of Single-Phase Boost PFC Converter : Average Current Mode Control, Predictive Current Mode Control, and Model Based Predictive Current Control

  • Hyeon-Joon Ko;Yeong-Jun Choi
    • Journal of the Korea Society of Computer and Information
    • /
    • v.28 no.12
    • /
    • pp.231-238
    • /
    • 2023
  • For boost PFC (Power Factor Correction) converters, various control methods are being studied to achieve unity power factor and low THD (Total Harmonic Distortion) of AC input current. Among them, average current mode control, which controls the average value of the inductor current to follow the current reference, is the most widely used. However, nowadays, as advanced digital control becomes possible with the development of digital processors, predictive control of boost PFC converters is receiving attention. Predictive control is classified into predictive current mode control, which generates duty in advance using a predictive algorithm, and model predictive current control, which performs switching operations by selecting a cost function based on a model. Therefore, this paper simply explains the average current mode control, predictive current mode control, and model predictive current control of the boost PFC converter. In addition, current control under entire load and disturbance conditions is compared and analyzed through simulation.

System Development and IC Implementation of High-quality and High-performance Image Downscaler Using 2-D Phase-correction Digital Filters (2차원 위상 교정 디지털 필터를 이용한 고성능/고화질의 영상 축소기 시스템 개발 및 IC 구현)

  • 강봉순;이영호;이봉근
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.2 no.3
    • /
    • pp.93-101
    • /
    • 2001
  • In this paper, we propose an image downscaler used in multimedia video applications, such as DTV, TV-PIP, PC-video, camcorder, videophone and so on. The proposed image downscaler provides a scaled image of high-quality and high-performance. This paper will explain the scaling theory using two-dimensional digital filters. It is the method that removes an aliasing noise and decreases the hardware complexity, compared with Pixel-drop and Upsamling. Also, this paper will prove it improves scaling precisians and decreases the loss of data, compared with the Scaler32, the Bt829 of Brooktree, and the SAA7114H of Philips. The proposed downscaler consists of the following four blocks: line memory, vertical scaler, horizontal scaler, and FIFO memory. In order to reduce the hardware complexity, the using digital filters are implemented by the multiplexer-adder type scheme and their all the coefficients can be simply implemented by using shifters and adders. It also decreases the loss of high frequency data because it provides the wider BW of 6MHz as adding the compensation filter. The proposed downscaler is modeled by using the Verilog-HDL and the model is verified by using the Cadence simulator. After the verification is done, the model is synthesized into gates by using the Synopsys. The synthesized downscaler is Placed and routed by the Mentor with the IDEC-C632 0.65${\mu}{\textrm}{m}$ library for further IC implementation. The IC master is fixed in size by 4,500${\mu}{\textrm}{m}$$\times$4,500${\mu}{\textrm}{m}$. The active layout size of the proposed downscaler is 2,528${\mu}{\textrm}{m}$$\times$3,237${\mu}{\textrm}{m}$.

  • PDF

A Carrier Frequency Synchronization Scheme for modified ATSC Systems (수정된 ATSC 전송 시스템을 위한 반송파 주파수 동기부 설계에 관한 연구)

  • Jeon, Young-Gon;Kim, Joon-Tae
    • Journal of Broadcast Engineering
    • /
    • v.16 no.1
    • /
    • pp.96-107
    • /
    • 2011
  • Recently, studies of 3D HDTV broadcasting technology have been processed actively. Korea is making efforts to modify Advanced Television Systems Committee (ATSC) 8-Vestigial Side Band (8-VSB) systems for terrestrial 3D HDTV broadcasting services. We intend to adopt a new frame structure to use PN (Pseudo-Noise) sequence as frame header, and VSB modulation. PN sequence is used to recover carrier freqeuncy offset, carrier phase error. In this paper, we will describe this system as the modified ATSC systems. The receiver of the modified ATSC system should be able to estimate and recover carrier frequency offset exactly. A existing ATSC systems inserts pilot to recover carrier frequency offset, on the other hand the modified ATSC systems use PN sequence to recovery carrier frequency offset without the use of pilot. In this paper, we introduce carrier frequency recovery (CFR) scheme for the modified ATSC systems. The proposed CFR scheme is composed of coarse CFR scheme using Fitz algorithm and fine CFR scheme using a simple PN sequence correlation algorithm. And, the symbol information of QAM modulated signal is contained in both In-phase (I)channel and Quadrature-phase (Q)channel. However the symbol information of VSB modulated signal is contained in I channel, and Q channel is just Hilbert transform of I channel. For the reason, VSB modulated symbols can not have fixed phase like QAM modulated symbols, and VSB modulated symbols is more sensitive to carrier frequency offset. Therefore we perform phase correction of received PN sequence to improve performance.