• 한국전자파학회논문지
• /
• 제7권2호
• /
• pp.128-138
• /
• 1996

본 논문에서는 저궤도 이동위성을 이용한 통신에 였어서 지구국파 위성 사이의 상대적 움직임에 의한 도플러 위상에러를 검출하였다. BPSK 시스템의 오율 성능 표현은 에러함수의 형태로 얻였다. 도플러 위상에라와 간섭, 잡음이 존재하는 Rician 페이딩 채널 환경에서의 BPSK 시스템의 성능과 도플러 위상에러와 잡음만 존재하는 시스템과 비교 평가하였다. 그리고, 채용한 코딩 가볍은 Hamming, RS, BCH와 컨별루션 코드이다. 본 해석으 로부터 간섭과 Rician 페이딩 채널 환경에서 도플러 위상에러가 잡음과 도플라 위상에랴 효파보다 위성통신 채 널에서 섬각한 성능 저하플 유발함을 얻을 수 있였다. 또, 코딩 기볍을 사용하였을 때가 코딩 기법을 사용하지 않 았을 때보다 성능이 개선됨을 알 수 있었다. 그리고, 수치재산 방볍음 이용하여 위성 통신의 파라메타에 따라서 시스템의 성능을 열화시키는 요소에 대한 영향을 정량적으로 파악할 수 있었다. 더욱이 향후의 위성 통신 시스템 의 설계시 적절한 송신 전력의 제어를 통한 성능 향상을 위한 자료로써 활용될 수 있음을 보였다.

• 한국통신학회논문지
• /
• 제30권12C호
• /
• pp.1248-1255
• /
• 2005

본 논문은 4세대 무선 통신방식의 하나인 OFDM 기반의 60GHz 무선 랜에서의 위상잡음의 영향에 관하여 논한다. 60 GHz 주파수 대역은 광대역 전송이 가능할 뿐만 아니라 산소에 의한 전파의 흡수감쇄가 크다는 특성 때문에 주파수 재활용에 대한 실내 무선환경에서의 무선 링크를 밀집시킬 수 있다는 장점이 있다. 그러나 낮은 주파수의 국부 발진기를 체배하거나 높은 주파수의 국부 발진기를 사용하는 경우, 발진기의 비이상적인 특성으로 인해 발생하는 위상잡음은 다중 반송파 시스템에서 공통위상 회전과 부반송파간 간섭의 원인이 된다. 이는 위상 변화에 민감한 OFDM 기반의 무선전송 시스템에 심각한 성능 저하를 발생시키는 원인이 되므로 반드시 해결해야 하는 문제이다. 본 논문에서는 시스템 구현이 용이한 위상잡음 억제 알고리듬을 OFDM 기반의 60 GHz 무선 랜 시스템에 적용하고 이에 따른 성능을 SER 측면에서 분석하였다. 60GHz 대역에서 발생하는 위상잡음 환경에서 위상잡음 억제 알고리듬을 적용한 경우, 그렇지 않은 경우에 비해 16-QAM, 64-QAM에서 각각 6dB, 7.5dB 정도의 SER 성능 향상을 보였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1996년도 하계학술대회 논문집 A
• /
• pp.440-442
• /
• 1996

In this paper, characteristics of harmonic spectrum are studied for three phase PWM converter as the switching frequency variation and current control method changing. Especially, Differential Mode Noise which causes harmful effect on the other equipments is measured and compared with three phase diode rectifier.

• 한국항공운항학회지
• /
• 제17권1호
• /
• pp.52-57
• /
• 2009

One of the error sources for microwave ranging is the instability of the oscillator that drives the microwave signals. Dual one-way ranging (DOWR) minimizes the oscillator effect by combining two one-way carrier phase signals from two transmitter/receiver instrument. The DOWR is first implemented in the GRACE (Gravity Recovery and Climate Experiment) satellites. Direct evaluation of the DOWR is not possible due to its extremely high accuracy. The flight performance of the GRACE DOWR is analyzed by applying several indirect methods. Comparison with the design noise level is discussed.

• 한국통신학회논문지
• /
• 제21권12호
• /
• pp.3215-3226
• /
• 1996

In this paper a K-band harmonic oscillator competitive to ordinary Push-Push type oscillators is introduced. This oscillator is composed of two-X-band dielectric resonance circuits. To favor its harmonic generation, the load effect and the bias effect are studied to allow the maximum harmonic distortion. As results, the dielectric resonated load and the class A bias are used for the 2nd harmonic generation. analytical study for modelling of voltage controlled dielectric resonator is carried out with theoretical background. The performance of the circuit is evaluated by simulation using harmonic balanced method. The novel structure has ont only a voltage tuning circuit but also an output port at fundamental frequency as the function of prescaler for phase lockede loop application on the just single oscillation structure. In experimentation, the output freqneyc of the 2nd harmonic signal is 20.5GHz and the maximum power level of output is +5.5dBm without additional post amplifiers. the harmonic oscillator exhibits -30dBc of high fundamental frequency rejection without added extra filters. The phase noise of -90dBc/Hz at 100kHz off-carrier has been achieved under free running condition, that satisfies phase noise requirement of IESS 308. The proposed oscillator may be utilized as the clean and stable fixed local oscillator in Transmit Block Upconvertor(TBU) or Low oise Block downconvertor(LNB) for K/Ka-band digital communications and satellite broadcastings.

• 한국소음진동공학회:학술대회논문집
• /
• 한국소음진동공학회 2001년도 춘계학술대회논문집
• /
• pp.681-687
• /
• 2001

Two-phase cross-flow exists in many shell-tube heat exchangers such as steam generators, condensers and reboilers. An understanding of flow-induced vibration excitation mechanism is necessary to avoid problems due to excessive tube vibration. This paper presents the results of a series of experiments done on tube bundles of different geometries subjected to two-phase cross-flow simulated by air-water mixtures. Normal(30$^{\circ}$) and rotated (60$^{\circ}$)triangular, and normal(90$^{\circ}$) and rotated (45$^{\circ}$) square tube bundle configurations of pitch-to-diameter ratio of 1.2 to 1.5 were tested over a range of mass fluxes from 0 to 1,000kg/$m^2$ㆍ s and void fraction from 0 to 100%. The effects of tube bundle geometry on vibration excitation mechanism such as fluidelastic instability and random turbulence, and on dynamic parameters such as damping and hydrodynamic mass are discussed. A lower pitch-to-diameter results in a higher hydrodynamic mass. The effect of tube bundle configurations on damping and random turbulence excitation is minor. The effect of pitch-to-diameter on the fluidelastic instability, however, is significant.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제7권1호
• /
• pp.11-19
• /
• 2007

This paper presents two novel compensation circuits for leakage current and power supply noise (PSN) in phase locked loop (PLL) using a nanometer CMOS technology. The leakage compensation circuit reduces the leakage current of the charge pump circuit which becomes more serious problem due to the thin gate oxide and small threshold voltage in nanometer CMOS technology and the PSN compensation circuit decreases the effect of power supply variation on the output frequency of VCO. The PLL design is based on a 32nm predictive CMOS technology and uses a 0.9V power supply voltage. The simulation results show that the proposed PLL achieves a 88% jitter reduction at 440MHz output frequency compared to the PLL without leakage compensator and its output frequency drift is little to 20% power supply voltage variations. The PLL has an output frequency range of $40M{\sim}725MHz$ with a multiplication range of 11023, and the RMS and peak-to-peak jitter are 5ps and 42.7ps, respectively.

• 한국전자파학회논문지
• /
• 제15권12호
• /
• pp.1152-1160
• /
• 2004

OFDM 기술은 채널의 시간확산에 대처할 수 있는 대역효율이 높은 전송방식으로서 IEEE 802.1 la 표준안으로 채택되어 고속 무선 랜, 유럽 DVB 등에 사용되고 있다. IEEE 802.113의 표준에서의 데이터 패킷은 프리앰블, 데이터 두 가지 부분으로 조성되고 있다. 프리앰블은 short pilots, long pilots로 조성되어 동기화, 주파수 옵셋 및 채널 추정에 사용되고 있다. 우리는 이러한 파일럿을 이용하여 송수신 과정에서 발생하는 위상잡음의 영향을 효과적으로 보상한다. 위상잡음은 주파수 옵셋보다 더 복잡한 현상으로서 시스템 성능에 매우 큰 영향을 준다. 본 연구에서는 위상잡음의 영향에 의해 발생하는 CPE와 ICI성분을 동시에 보상하는 새로운 방법을 제안하고 기존 연구와 비교 분석한다. 분석결과, CPE 제거기법, PNS 알고리즘, 그리고 CPE와 ICI 동시 보상기법을 사용하였을 경우, 위상잡음에 의한 성능 저하를 현저히 개선한다. 또한 제안한 CPE와 ICI 동시 보상기법을 사용한 경우 기존의 방법보다 더 우수한 통신성능을 얻을 수 있다.

• 한국소음진동공학회논문집
• /
• 제20권6호
• /
• pp.562-567
• /
• 2010

A passenger vehicle has various and complicated transmission paths of sound and vibration. In order to identify the mechanism of transfer path, estimation of excitation force and exact modeling of transfer path are required. In this paper vector synthesis technique is employed to identify the characteristics of road noise and its transmission to vehicle compartment through noise and vibration analysis. Vibration reduction efficiency of each transfer path is evaluated by comparing individual vector components obtained virtual simulation. The degree of effect is used to estimate the contribution of vibration input components to total output. And in this paper presents a new technique based on simulation studies using vector synthesis diagram and design of experiments, by which the effects of magnitude and phase change of input paths can be predicted.

• Journal of Semiconductor Engineering
• /
• 제1권1호
• /
• pp.1-12
• /
• 2020

Handling precise timing in high-speed transceivers has always been a primary design target to achieve better performance. Many different approaches have been tried, and one of those is utilizing the beneficial nature of injection locking. Though the phenomenon was not intended for building integrated circuits at first, its coupling effect between neighboring oscillators has been utilized deliberately. Consequently, the dynamics of the injection-locked oscillator (ILO) have been explored, starting from R. Adler. As many aspects of the ILO were revealed, further studies followed to utilize the technique in practice, suggesting alternatives to the conventional frequency syntheses, which tend to be complicated and expensive. In this review, the historical analysis techniques from R. Adler are studied for better comprehension with proper notation of the variables, resulting in numerical results. In addition, how the timing jitter or phase noise in the ILO is attenuated from noise sources is presented in contrast to the clock generators based on the phase-locked loop (PLL). Although the ILO is very promising with higher cost effectiveness and better noise immunity than other schemes, unless correctly controlled or tuned, the promises above might not be realized. In order to present the favorable conditions, several strategies have been explored in diverse applications like frequency multiplication, data recovery, frequency division, clock distribution, etc. This paper reviews those research results for clock multiplication and data recovery in detail with their advantages and disadvantages they are referring to. Through this review, the readers will hopefully grasp the overall insight of the ILO, as well as its practical issues, in order to incorporate it on silicon successfully.