1 |
M.-W. Li, P.-C. Wang, T.-H. Huang, and H.-R. Chuang, "Low-Voltage, Wide-Locking-Range, Millimeter-Wave Divide-by-5 Injection-Locked Frequency Dividers," IEEE Trans. Microw. Theory Tech., vol. 60, no. 3,pp. 679-685, Mar. 2012.
DOI
|
2 |
Wolfram Research Inc., Mathematica 8.0, 2010. [Online]. Available: http://www.wolfram.com
|
3 |
P. Virtanen et al., "SciPy 1.0: Fundamental Algorithms for Sci-entific Computing in Python," Nature Methods, vol. 17, pp. 261-272, 2020.
DOI
|
4 |
D. Fischette, "First Time, Every Time - Practical Tips for Phase-Locked Loop Design," URL: http://www.delroy.com/PLL_dir/tutorial/PLL_tuto-rial_slides.pdf
|
5 |
A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb. 1998.
DOI
|
6 |
A. Hajimiri, S. Limotyrakis, and T. H. Lee, "Jitter and phase noise in ring oscillators," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 790-804, June 1999.
DOI
|
7 |
F. M. Gardner, "Charge-Pump Phase-Lock Loops," IEEE Transactions on Communications, vol. 28, no. 11, pp. 1849-1858, Nov. 1980.
DOI
|
8 |
W. Bae and D.-K. Jeong, Analysis and Design of CMOS Clocking Circuits for Low Phase Noise. London, U.K.: Institution of Engineering and Technology, 2020.
|
9 |
M.-S. Choo et al., "A 10-Gb/s, 0.03- , 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology," IEEE J. Solid-State Circuits, vol. 54, no. 10, pp. 2812-2822, Oct. 2019.
DOI
|
10 |
L. Zhang, B. Ciftcioglu, M. Huang, and H. Wu, "Injection-Locked Clocking: A New GHz Clock Distribution Scheme," in IEEE Custom Integrated Circuits Conference 2006, Sept. 2006, pp. 785-788.
|
11 |
T. Masuda et al., "A 12 Gb/s 0.9 mW/Gb/s Wide-Bandwidth Injection-Type CDR in 28 nm CMOS With Reference-Free Frequency Capture," IEEE J. Solid-State Circuits, vol. 51, no. 12, pp. 3204-3215, Dec. 2016.
DOI
|
12 |
Y.-C. Huang and S.-I. Liu, "A 2.4-GHz Subharmonically In-jection-Locked PLL With Self-Calibrated Injection Timing," IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 417-428, Feb. 2013.
DOI
|
13 |
I.-T. Lee et al., "A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing," in ISSCC, Dig. Tech. Papers, Feb.2013, pp. 414-415.
|
14 |
J.-H. C. Zhan, J. S. Duster, and K. T. Kornegay, "Full-rate in-jection-locked 10.3Gb/s clock and data recovery circuit in a 45GHz-fT SiGe process," in Proc. IEEE Custom Integr. Circuits Conf., Sept. 2005, pp. 552-555.
|
15 |
A. Musa et al., "A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration," IEEE J. Solid-State Circuits, vol. 49, no. 1, pp. 50-60, Jan. 2014.
DOI
|
16 |
J.-C. Chien et al., "A pulse-position-modulation phase-noise-reduction technique for a 2-to-16GHz injection-locked ring oscillator in 20nm CMOS," in ISSCC, Dig. Tech. Papers, Feb. 2014, pp. 52-53.
|
17 |
A. Li, S. Zheng, J. Yin, X. Luo, and H. C. Luong, "A 21-48 GHz Subharmonic Injection-Locked Fractional-N Frequency Synthesizer for Multiband Point-to-Point Backhaul Commu-nications," IEEE J. Solid-State Circuits, vol. 49, no. 8, pp. 1785-1799, Aug. 2014.
DOI
|
18 |
W. Deng et al., "A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injec-tion Technique," IEEE J. Solid-State Circuits, vol. 50, no. 1, pp. 68-80, Jan. 2015.
DOI
|
19 |
D. Dunwell and A. C. Carusone, "Modeling Oscillator Injec-tion Locking Using the Phase Domain Response," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 11, pp. 2823-2833, Nov. 2013.
DOI
|
20 |
M. Farazian, P. S. Gudem, and L. E. Larson, "Stability and Operation of Injection-Locked Regenerative Frequency Dividers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 2006-2019, 2010.
DOI
|
21 |
N. D. Dalt, "An Analysis of Phase Noise in Realigned VCOs," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 3, pp. 143-147, Mar. 2014.
DOI
|
22 |
B. M. Helal, C.-M. Hsu, K. Johnson, and M. H. Perrott, "A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop," IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1391-1400, May 2009.
DOI
|
23 |
E. Monaco, M. Pozzoni, F. Svelto, and A. Mazzanti, "Injection-Locked CMOS Frequency Doublers -Wave and mm-Wave Applications," IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1565-1574, Aug. 2010.
DOI
|
24 |
S. Kim et al., "A 2.5GHz injection-locked ADPLL with 197fsrms integrated jitter and -65dBc reference spur using time-division dual calibration," in ISSCC, Dig. Tech. Papers, Feb. 2017, pp. 494-495.
|
25 |
C.-L. Wei, T.-K. Kuan, and S.-I. Liu, "A Subharmonically In-jection-Locked PLL With Calibrated Injection Pulsewidth," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 62, no. 6, pp. 548-552, June 2015.
DOI
|
26 |
A. Elkholy, M. Talegaonkar, T. Anand, and P. K. Hanumolu, "Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers," IEEE J. Solid-State Circuits, vol. 50, no. 12, pp. 3160-3174, Dec. 2015.
DOI
|
27 |
S. Choi, S. Yoo, Y. Lim, and J. Choi, "A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multi-plier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector," IEEE J. Solid-State Circuits, vol. 51, no. 8, pp. 1878-1889, Aug. 2016.
DOI
|
28 |
S.-Y. Cho et al., "A 2.5-5.6 GHz Subharmonically Injection-Locked All-Digital PLL With Dual-Edge Complementary Switched Injection," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 65, no. 9, pp. 2691-2702,Sep. 2018.
DOI
|
29 |
H. C. Ngo et al., "A 0.42ps-jitter -241.7dB-FOM synthesizable injection-locked PLL with noise-isolation LDO," in ISSCC, Dig. Tech. Papers, Feb. 2017, pp. 150-151.
|
30 |
D. Coombs, A. Elkholy, R. K. Nandwana, A. Elmallah, and P. K. Hanumolu, "A 2.5-to-5.75GHz 5mW 0.3psrms-jitter cas-caded ring-based digital injection-locked clock multiplier in 65nm CMOS," in ISSCC, Dig. Tech. Papers, Feb. 2017, pp. 152-153.
|
31 |
R. Adler, "A Study of Locking Phenomena in Oscillators," Proceedings of the IRE, vol. 34, no. 6, pp. 351-357, June 1946.
DOI
|
32 |
B. Razavi, "A study of injection locking and pulling in oscillators," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1415-1424, Sept. 2004.
DOI
|
33 |
K. Kurokawa, "Noise in Synchronized Oscillators," IEEE Trans. Microw. Theory Tech., vol. 16, no. 4, pp. 234-240, Apr. 1968.
DOI
|
34 |
X. Zhang, X. Zhou, and A. S. Daryoush, "A theoretical and experimental study of the noise behavior of subharmonically injection locked local oscillators," IEEE Trans. Microw. Theory Tech., vol. 40, no. 5, pp. 895-902, May 1992.
DOI
|
35 |
S. Ye, L. Jansson, and I. Galton, "A multiple-crystal interface PLL with VCO realignment to reduce phase noise," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1795-1803, Dec. 2002.
DOI
|
36 |
A. Mirzaei, M. E. Heidari, R. Bagheri, S. Chehrazi, and A. A. Abidi, "The Quadrature LC Oscillator: A Complete Portrait Based on Injection Locking," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1916-1932, Sept. 2007.
DOI
|
37 |
J. Lee and H. Wang, "Study of Subharmonically Injection-Locked PLLs," IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1539-1553, May 2009.
DOI
|
38 |
Y.-J. Kim, S.-H. Chung, and L.-S. Kim, "A Quarter-Rate For-warded Clock Receiver Based on ILO With Low Jitter Track-ing Bandwidth Variation Using Phase Shifting Phenomenon in 65 nm CMOS," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 8, pp. 2482-2490, Aug. 2014.
DOI
|
39 |
M. Hossain and A. C. Carusone, "CMOS Oscillators for Clock Distribution and Injection-Locked Deskew," IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2138-2153, Aug. 2009.
DOI
|
40 |
S. Shekha et al., "Strong Injection Locking in Low-Q LC Os-cillators: Modeling and Application in a Forwarded-Clock I/O Receiver," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 8, pp. 1818-1829, Aug. 2009.
DOI
|
41 |
Y.-J. Kim, S.-H. Chung, K.-S. Ha, S.-J. Bae, and L.-S. Kim, "A 9.6 Gb/s 0.96 mW/Gb/s Forwarded Clock Receiver With High Jitter Tolerance Using Mixing Cell Integrated Injection-Locked Oscillator," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 10, pp. 2495-2503, Oct. 2015.
DOI
|
42 |
M. Raj, S. Saeedi, and A. Emami, "A Wideband Injection Locked Quadrature Clock Generation and Distribution Tech-nique for an Energy-Proportional 16-32 Gb/s Optical Receiver in 28 nm FDSOI CMOS," IEEE J. Solid-State Circuits, vol. 51, no. 10, pp. 2446-2462, Oct. 2016.
DOI
|
43 |
D. Kim et al., "A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx," IEEE J. Solid-State Circuits, vol. 55, no. 1, pp. 167-177, Jan. 2020.
DOI
|
44 |
H. R. Rategh, H. Samavati, and T. H. Lee, "A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 780-787, May 2000.
DOI
|
45 |
M.-S. Choo et al., "A 15-GHz, 17.8-mW, 213-fs Injection-Locked PLL With Maximized Injection Strength Using Ad-justment of Phase Domain Response," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 66, no. 12, pp. 1932-1936, Dec. 2019.
DOI
|
46 |
C.-Y. Wu and C.-Y. Yu, "Design and Analysis of a Millimeter-Wave Direct Injection-Locked Frequency Divider With Large Frequency Locking Range," IEEE Trans. Microw. Theory Tech., vol. 55, no. 8, pp. 1649-1658, Aug. 2007.
DOI
|
47 |
M. Hossain and A. C. Carusone, "A 6.8mW 7.4Gb/s clock-forwarded receiver with up to 300MHz jitter tracking in 65nm CMOS," in ISSCC, Dig. Tech. Papers, Feb. 2010, pp. 158-159.
|
48 |
J.-C. Chien and L.-H. Lu, "Analysis and Design of Wideband Injection-Locked Ring Oscillators With Multiple-Input Injection," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1906-1915, Sept. 2007.
DOI
|
49 |
T.-N. Luo, S.-Y. Bai, and Y.-J. E. Chen, "A 60-GHz CMOS Divide-by-Three Frequency Divider," IEEE Trans. Mi-crow. TheoryTech., vol. 56, no. 11, pp. 2409-2415, Nov. 2008.
DOI
|
50 |
M.-S. Choo, H.-G. Ko, S.-Y. Cho, K. Lee, and D.-K. Jeong, "An Optimum Injection-Timing Tracking Loop for 5-GHz, 1.13-mW/GHz RO-Based Injection-Locked PLL With 152-fs Integrated Jitter," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 12, pp. 1819-1823, Dec. 2018.
DOI
|
51 |
D. Liao, Y. Zhang, F. F. Dai, Z. Chen, and Y. Wang, "An mm-Wave Synthesizer With Robust Locking Reference-Sam-pling PLL and Wide-Range Injection-Locked VCO," IEEE J. Solid-State Circuits, vol. 55, no. 3, pp. 536-546, Mar. 2020.
DOI
|
52 |
J. Zhang et al., "A 21.7-to-41.7-GHz Injection-Locked LO Generation With a Narrowband Low-Frequency Input for Multiband 5G Communications," IEEE Trans. Microw. Theory Tech., vol. 68, no. 1, pp. 170-183, Jan. 2020.
DOI
|
53 |
K. Maruko et al., "A 1.296-to-5.184Gb/s Transceiver with 2.4mW/(Gb/s) Burst-mode CDR using Dual-Edge Injection-Locked Oscillator," in ISSCC, Dig. Tech. Papers, Feb. 2010, pp. 364-365.
|
54 |
H.-T. Ng et al., "A second-order semidigital clock recovery circuit based on injection locking," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp.2101-2110, Dec. 2003.
DOI
|
55 |
J.-B. Begueret, Y. Deval, C. Scarabello, J.-Y. L. Gall, and M. Pignol, "An innovative open-loop CDR based on injection-locked oscillator for high-speed data link applications," in IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003, June 2003, pp. 313-316.
|
56 |
M. Nogawa et al., "A 10 Gb/s burst-mode CDR IC in CMOS," in ISSCC, Dig. Tech. Papers, Feb. 2005, pp. 228-595.
|
57 |
J. Terada et al., "A 10.3125Gb/s Burst-Mode CDR Circuit us-ing a DAC," in ISSCC, Dig. Tech. Papers, Feb. 2008, pp. 226-609.
|
58 |
J. Lee and M. Liu, "A 20-Gb/s Burst-Mode Clock and Data Recovery Circuit Using Injection-Locking Technique," IEEE J. Solid-State Circuits, vol. 43, no. 3, pp. 619-630, Mar. 2008.
DOI
|
59 |
Y. Take, N. Miura, and T. Kuroda, "A 30 Gb/s/Link 2.2 Tb/s/ Inductively-Coupled Injection-Locking CDR for High-Speed DRAM Interface," IEEE J. Solid-State Circuits, vol. 46, no. 11, pp. 2552-2559,Nov. 2011.
DOI
|
60 |
W.-S. Choi, T. Anand, G. Shu, A. Elshazly, and P. K. Hanumolu, "A Burst-Mode Digital Receiver With Program-mable Input Jitter Filtering for Energy Proportional Links," IEEE J. Solid-State Circuits, vol. 50, no. 3, pp. 737-748, Mar. 2015.
DOI
|