• 제목/요약/키워드: Peripheral Communication

검색결과 171건 처리시간 0.023초

300m급 수중ROV 개발에 관한 연구 (A study on Development of 300m Class Underwater ROV)

  • 이종식;이판묵;홍석원
    • 한국해양공학회지
    • /
    • 제8권1호
    • /
    • pp.50-61
    • /
    • 1994
  • A 300 meter class ROV(CROV300) is composed of three parts : a surface unit, a tether cable and an underwater vehicle. The vehicle controller is based on two processors : an Intel 8097-16-bit one chip micro-processor and a Texas Instruments TMS320E25 digital signal processor. In this paper, the surface controller, the vehicle controller and peripheral devices interfaced with the processors are described. These controllers transmit/receive measured status data and control commands through RS422 serial communication. Depth, heading, trimming, camera tilting, and leakage signals are acquired through the embedded AD converters of the 8097. On the other hand, altitude of ROV and lbstacle avoidance signals are processed by the DSP processor and periodically fetched by the 8097. The processor is interfaced with a 4-channel 12-bit D/A converter to generate control signals for DC motors an dseveral transistors to handle the relays for on/off switching of external devices.

  • PDF

Solvent effect on the excited state of stilbene dendrimers bearing phenylacetylene groups

  • Nishimura, Yoshinobu;Arai, Tatsuo
    • Rapid Communication in Photoscience
    • /
    • 제3권4호
    • /
    • pp.85-87
    • /
    • 2014
  • We studied the characteristics of emissive state of the first (p-G1) and second (p-G2) generation of phenylacetylene dendrimers bearing stilbene as a core by using time-resolved fluorescence spectroscopy in cyclohexane (c-Hex) and N, N-dimethylformide (DMF), which are nonpolar and polar solvents, respectively. Time-dependent red-shift of emission spectra p-G2 both in c-Hex and DMF was observed in comparison with p-G1. Besides, the time constant of red-shift of spectra was found to be larger in DMF than in c-Hex. This indicates that the emissive state of p-G2 has a polar character in DMF as a result of charge delocalization from core to peripheral dendrons followed by stabilization of emissive state.

하이브리드 전기자동차 발전기 제어용 MPC555 보드 개발 (Development of MPC555-based Controller for Generator Control of HEV)

  • 곽무신;손요찬;설승기
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2001년도 하계학술대회 논문집 B
    • /
    • pp.1185-1187
    • /
    • 2001
  • 본 논문에서는 Motorola사의 MPC555마이크로프로세서를 탑재하여 개발한 제어보드가 소개된다. 이 보드를 사용하여 하이브리드 전기자동차의 발전기를 제어하는 실험을 수행하였다. MFC555는 전력시스템 제어에 필요한 다양한 입출력 장치를 내장하고 있어서 통합제어를 위한 one-chip solution을 가능하게 해 준다. MPC555는 내부 플래시 메모리가 비교적 대용량(448kbytes)이고 부동 소수점 연산이 가능하다. 또한 A/D 채널이 32개이고 SPI(Serial Peripheral Interface) 모듈 1개, SCI(Serial Communication Interface) 모듈 2개, CAN(Contol Area Network) 모듈 2개 등의 다양한 통신채널을 내장하고 있다. MPC555는 TPU(Time Processing Unit) 채널 32개로 다양한 timing function을 구현할 수 있게 해 준다. 개발된 제어 보드를 이용하여 하이브리드 전기자동차의 유도발전기 시스템에 대한 축소 시뮬레이션을 수행하였다.

  • PDF

MPEG-21 멀티미디어 프레임워크에 기반한 디지털 컨버젼스 플랫폼 구현에 관한 연구 (A Realization of Digital Convergence Platform based on MPEG-21 Multimedia Framework)

  • 오화용;이은서;김동환;장태규
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 심포지엄 논문집 정보 및 제어부문
    • /
    • pp.227-229
    • /
    • 2005
  • This paper proposes a method of implementation of digital convergence platform(DCP) which enable the service of broadcasting, communication, multimedia and home automation. Also digital convergence platform based on MPEG-21 multimedia framework can be a model to provide a distributed electronic commerce environment of multimedia and to manage of it. Platform hardware is implemented using a general purpose CPU and high performance digital signal processor and has peripheral units for network and multi I/O. It is able to run applications of multimedia which has variable formats on DSP. In addition, a personal transaction of multimedia packaged with MPEG-21 multimedia framework is provided on digital convergence platform. Like this, digital convergence platform bring up a new architecture of multimedia systems using a new generation network.

  • PDF

A Study of a High Performance Capacitive Sensing Scheme Using a Floating-Gate MOS Transistor

  • Jung, Seung-Min
    • Journal of information and communication convergence engineering
    • /
    • 제10권2호
    • /
    • pp.194-199
    • /
    • 2012
  • This paper proposes a novel scheme of a gray scale fingerprint image for a high-accuracy capacitive sensor chip. The conventional grayscale image scheme uses a digital-to-analog converter (DAC) of a large-scale layout or charge-pump circuit with high power consumption and complexity by a global clock signal. A modified capacitive detection circuit for the charge sharing scheme is proposed, which uses a down literal circuit (DLC) with a floating-gate metal-oxide semiconductor transistor (FGMOS) based on a neuron model. The detection circuit is designed and simulated in a 3.3 V, 0.35 ${\mu}m$ standard CMOS process. Because the proposed circuit does not need a comparator and peripheral circuits, the pixel layout size can be reduced and the image resolution can be improved.

Maximum Current Estimation Method for the Backup of Current Sensor Faults

  • Kim, Jae-Yeon;Park, Si-Hyun;Suh, Young-Suk
    • Journal of information and communication convergence engineering
    • /
    • 제18권3호
    • /
    • pp.201-206
    • /
    • 2020
  • This paper presents a new method for controlling the current of lighting LEDs without current sensors. This method can be used as backup against LED current sensor faults. LED lighting requires a circuit with a constant current in order to maintain the same brightness when the ambient temperature changes. Therefore, we propose a new current estimation method to provide backup in case of current sensor faults based on the calculation of the inductor current. In the fabricated circuit, the average current changes from 144.03 mA to 155.97 mA when the ambient temperature changes from 0℃ to 60℃. The application of this study can enable the fabrication of a driving IC for LEDs in the form of a single chip without sensing resistors. This is expected to reduce the complexity of the peripheral circuit and enable precise feedback control.

트랜스퓨터를 이용한 로보트 매니퓰레이터의 실시간 제어 (Real Time Control for Robot Manipulator Using Transputer)

  • 장용근;홍석교
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1992년도 하계학술대회 논문집 A
    • /
    • pp.397-400
    • /
    • 1992
  • Many dynamic control have been proposed; however, most of them are limited within stage of simulation study. The main reason is that the computations required for inverse dynamics are far beyond the ability of the present commercially available microprocessors. In this paper, In order to achieve real-time processing in robot dynamic control, a parallel processing computer for robot dynamic control is implemented using two transputer. Two transputer compute two degree of freedom robot. The transputer is a special purpose MPU for parallel processing. Transputers are used in networks to build a high performance concurrent system. A network of transputers and peripheral controllers is constructed using point-to-point communication. To gain most benifit from the transputer architecture, the whole system is programmed in OCCAM which is a high level language for concurrent applications. This control algorithm is applied to the RHINO SCARA type manipulator. We could taked about 438.6 microseconds to compute robot dynamic with two-processors.

  • PDF

CMOS IC-카드 인터페이스 칩셋 (A CMOS IC-Card Interface Chipset)

  • 오원석;이성철;이승은;최종찬
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2003년도 하계종합학술대회 논문집 II
    • /
    • pp.1141-1144
    • /
    • 2003
  • For proper communication with various types of IC-Card, multiple IC-Card interface complying with the IC-Card standard (ISO7816) is embedded and realized as a peripheral on the 32-bit RISC based system-on-a-chip. It provides the generation of either 3.3V or 5V power supply for the operation of the inserted IC-Card as well. IC-Card interface is divided into an analog front-end (AFE) and a digital back-end (DBE). The embedded DC-DC converters suitable for driving IC-Cards are incorporated in the AFE. The chip design for multiple IC-Card interface is implemented on a standard 0.35${\mu}{\textrm}{m}$ triple-metal double-poly CMOS process and is packaged in a 352-pin plastic ball grid array (PBGA). The total gate count is about 400,000, excluding the internal memory. Die area is 7890${\mu}{\textrm}{m}$ $\times$ 7890${\mu}{\textrm}{m}$.

  • PDF

실시간 운영체제를 탑재한 원격 제어 로봇 시스템 (Remote Controlled Robot System using Real-Time Operating System)

  • 이태희;조상
    • 제어로봇시스템학회논문지
    • /
    • 제10권8호
    • /
    • pp.689-695
    • /
    • 2004
  • This paper presents a robot system that combines computer network and an autonomous mobile robot where RTOS is installed. We propose a wireless communication protocol, and also implement it on the RTOS of the robot system. Main controller of the robot processes the control program as a task type in the real-time operating system. Peripheral devices are driven by the device driver functions with the dependency of the hardware. Because the client and server program was implemented to support the multi-platforms by Java SDK and Java JMF, it is easy to analyze programs, maintain system, and correct the errors in the system. End-user can control a robot with a vision showing remote sight over the Internet in real time, and the robot is moved keeping away from the obstacles by itself and command of the server received from end-user at the local client.

Feasibility and Performance Analysis of RDMA Transfer through PCI Express

  • Choi, Min;Park, Jong Hyuk
    • Journal of Information Processing Systems
    • /
    • 제13권1호
    • /
    • pp.95-103
    • /
    • 2017
  • The PCI Express is a widely used system bus technology that connects the processor and the peripheral I/O devices. The PCI Express is nowadays regarded as a de facto standard in system area interconnection network. It has good characteristics in terms of high-speed, low power. In addition, PCI Express is becoming popular interconnection network technology as like Gigabit Ethernet, InfiniBand, and Myrinet which are extensively used in high-performance computing. In this paper, we designed and implemented a evaluation platform for interconnect network using PCI Express between two computing nodes. We make use of the non-transparent bridge (NTB) technology of PCI Express in order to isolate between the two subsystems. We constructed a testbed system and evaluated the performance on the testbed.