• Title/Summary/Keyword: Parallel Simulator

Search Result 158, Processing Time 0.031 seconds

Active Damping Characteristics on Virtual Series Resistances of LCL Filter for Three-phase Grid-connected Inverter (인덕터 내부저항을 고려한 LCL 필터의 능동댐핑 특성)

  • Kim, Yong-Jung;Kim, Hyosung
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.21 no.1
    • /
    • pp.88-93
    • /
    • 2016
  • LCL filters are widely used in high-order harmonics attenuation of output currents in grid-connected inverters. However, output currents of grid-connected inverters with LCL filters can become unstable because of the resonance of the filters. Given that the characteristics of output currents in inverters mostly depend on filter performance, the exact analysis of filters by considering parasitic components is necessary for both harmonics attenuation and current control. LCL filters have three or four parasitic components: the series and/or parallel resistance of the filter capacitor and the series resistance of the two filter inductors. Most studies on LCL filters have focused on the parasitic components of the filter capacitor. Although several studies have addressed the parasitic components of the filter inductor at the inverter side, no study has yet investigated the concurrent effects of series resistance in both filter inductors in detail. This paper analyzes LCL filters by considering series resistance in both filter inductors; it proposes an active damping method based on the virtual series resistance of LCL filters. The performance of the proposed active damping is then verified through both simulation and experiment using Hardware-in-the-Loop Simulator(HILS).

Analysis of the Planar Electromagnetic Wave Absorber Using the Mode Matching Technique (모드정합법을 이용한 평면형 전자파 흡수체 해석)

  • Hur, Jun;Park, Jong-Eon;Choo, Hosung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.30 no.4
    • /
    • pp.270-274
    • /
    • 2019
  • In this paper, we analyze a planar electromagnetic absorber by using the mode matching technique(MMT). The proposed electromagnetic absorber has a periodic structure composed of a perfect conductor and ferrite, and the transmitted and reflected powers in response to the incident wave with parallel polarization are calculated according to the thickness of the plate. The proposed absorber shows a high absorption compared to the cases of periodic slits with vacuum or the ferrite plate itself. The solution to the reflected and transmitted powers by MMT is also verified with the results from a commercial simulator.

Exploiting Parallelism in the Block Encryption Algorithms RC6 and Rijndael (블록 암호화 알고리즘 RC6 및 Rijndael에서의 병렬성 활용)

  • 정용화;정교일;손승원
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.11 no.2
    • /
    • pp.3-12
    • /
    • 2001
  • Currently, the superscalar architecture dominates todays microprocessor marketplase. As, more transistors are integrated onto larger die, however, an on-chip multiprocessor is regarded as a promising alternative to the superscalar microprocessor. This paper examines the behavior of the next generation block encryption algorithms RC6 and Rijndael on the on-chip multiprocessing microprocessor. Based on the simulation results by using a program-driven simulator, the on-chip multiprocessor can exploit thread level parallelism effectively and overcome the limitation of instruction level parallelism in the next generation block encryption algorithms.

A Study on the Communication Performance Improvement of the Parallel Finite-Different Time-Domain Simulator by using the MPI Persistent Communication (MPI의 지속 통신 메커니즘을 이용한 병렬 유한차분시간영역 전산모사 프로그램의 통신 성능 향상에 관한 연구)

  • Kim, Huioon;Chun, Kyungwon;Kim, Hyeong-gyu;Hong, Hyunpyo;Chung, Youngjoo
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2009.04a
    • /
    • pp.942-945
    • /
    • 2009
  • 유한차분시간영역 방법은 전자기파 관련 분야의 전산모사에 많이 사용되는 수치해석기법이다. 이 방법을 이용하여 구현한 전산모사 프로그램은 많은 계산 자원 필요로 하기 때문에 병렬 계산 환경을 이용하게 되는 경우가 많다. 병렬 계산 환경에서 전산모사를 수행할 경우, 병렬로 수행되는 각 프로세스 간의 통신 속도와 네트워크의 지연 시간은 계산의 병목 현상을 초래하여 전체적인 성능을 저하시키는 원인이 된다. 따라서, 본 논문에서는 MPI의 지속 통신 메커니즘을 이용하여 병렬 프로세스 간 동기화 속도를 증가시킴으로써 유한차분시간영역 전산모사 프로그램에서의 MPI 통신 성능의 향상을 꾀하고, 그 결과를 그래프로 도시하였다. 또한 기존의 양방향 통신과 단방향 통신 메커니즘을 사용했을 때의 성능과 비교/분석하여, 병렬 유한차분시간영역 전산모사 프로그램에 있어서 지속 통신 메커니즘의 장/단점을 제시하고, 그 효용성에 관해 논의한다.

Performance Analysis of Implementation on Image Processing Algorithm for Multi-Access Memory System Including 16 Processing Elements (16개의 처리기를 가진 다중접근기억장치를 위한 영상처리 알고리즘의 구현에 대한 성능평가)

  • Lee, You-Jin;Kim, Jea-Hee;Park, Jong-Won
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.49 no.3
    • /
    • pp.8-14
    • /
    • 2012
  • Improving the speed of image processing is in great demand according to spread of high quality visual media or massive image applications such as 3D TV or movies, AR(Augmented reality). SIMD computer attached to a host computer can accelerate various image processing and massive data operations. MAMS is a multi-access memory system which is, along with multiple processing elements(PEs), adequate for establishing a high performance pipelined SIMD machine. MAMS supports simultaneous access to pq data elements within a horizontal, a vertical, or a block subarray with a constant interval in an arbitrary position in an $M{\times}N$ array of data elements, where the number of memory modules(MMs), m, is a prime number greater than pq. MAMS-PP4 is the first realization of the MAMS architecture, which consists of four PEs in a single chip and five MMs. This paper presents implementation of image processing algorithms and performance analysis for MAMS-PP16 which consists of 16 PEs with 17 MMs in an extension or the prior work, MAMS-PP4. The newly designed MAMS-PP16 has a 64 bit instruction format and application specific instruction set. The author develops a simulator of the MAMS-PP16 system, which implemented algorithms can be executed on. Performance analysis has done with this simulator executing implemented algorithms of processing images. The result of performance analysis verifies consistent response of MAMS-PP16 through the pyramid operation in image processing algorithms comparing with a Pentium-based serial processor. Executing the pyramid operation in MAMS-PP16 results in consistent response of processing time while randomly response time in a serial processor.

An Implementation of Spatio-Temporal Graph to Represent Situations in the Virtual World (가상현실 속의 상황 표현을 위한 시공간 그래프의 구현)

  • Park, Jong-Hee;Jung, Gung-Hun
    • The Journal of the Korea Contents Association
    • /
    • v.13 no.6
    • /
    • pp.9-19
    • /
    • 2013
  • In this paper, we develop a Spatio-Temporal graph as of a key component of our knowledge representation Scheme. We design an integrated representation scheme to depict not only present and past but future in parallel with the spaces in an effective and intuitive manner. An event in general occupies not only a space but a time. Hence a crucial premise for the simulation of virtual situations is to position events in the multi-dimensional context, that is, 3-D space extended by the temporal dimension. Furthermore an event tends to have physical, social and mental aspects intertwined. As a result we need diverse information structures and functions to model entities and relations associated with events and to describe situations in different stances or perspectives of the virtual agents. These structures and functions are implemented in terms of integrated and intuitive representation schemes at different levels such as Ontology View, Instance View, ST View, Reality View. The resulting multi-dimensional comprehensive knowledge structure accommodates multi-layered virtual world developing in the time to maximize the diversity of situations in the historical context. The viability of this knowledge representation scheme is demonstrated with a typical scenario applied to a simulator implemented based on the ST Graph. The virtual stage based on the ST graph can be used to provide natural contexts for situated learning or next-generation simulation games.

A Study on Effective Bandwidth Algorithms for Mass Broadcasting Service with Channel Bonding (채널 결합 기반 대용량 방송서비스를 위한 유효 대역폭 추정 알고리즘에 대한 연구)

  • Yong, Ki-Tak;Shin, Hyun-Chul;Lee, Dong-Yul;You, Woong-Sik;Choi, Dong-Joon;Lee, Chae-Woo
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.49 no.3
    • /
    • pp.47-61
    • /
    • 2012
  • parallel transmitting system with channel bonding method have been proposed to transmit mass content such as UHD(Ultra High Definition) in HFC(Hybrid Fiber Coaxial) networks. However, this system may lead to channel resource problem because the system needs many channels to transmit mass content. In this paper, we analyze three effective bandwidth approximation algorithms to use the bonding channel efficiently. These algorithms are the effective bandwidth of Gaussian approximation method algorithm proposed by Guerin, the effective bandwidth based on statistics of video frames proposed by Lee and the effective bandwidth based on Gaussian traffic proposed by Nagarajan. We also evaluate compatibility of algorithms to the mass broadcasting service. OPNET simulator is used to evaluate the performance of the algorithms. For accuracy of simulation, we make mass source from real HD broadcasting stream.

Study on Coupling Characteristics between TE01δ Mode Dielectric Resonator and Coplanar Waveguide Structure (TE01δ 모드 유전체 공진기와 코플래나 웨이브가이드 구조들과의 결합 특성 연구)

  • Kim, Jong-Hyuk;Kim, Ihn S.
    • Journal of Advanced Navigation Technology
    • /
    • v.9 no.2
    • /
    • pp.147-155
    • /
    • 2005
  • In this paper, we propose that three uniform coplanar waveguides(CPWs), such as a conventional, finite grounded(FG), and grounded(G) CPWs, can be coupled with a $TE_{01{\delta}}$ mode dielectric resonator(DR) for a parallel resonant characteristic as a microstrip line coupled with the DR. Coupling characteristics have been investigated by placing the DR on a dielectric support above the CPWs and by moving the DR away from the center of a slot of the CPWs to the ground plane. FEM simulation(HFSS) results in terms of S-parameters agree well with measurement results. Finally, unloaded Q values of the DR coupled with the three uniform CPWs are compared with those of the DR coupled with a microstrip line. The comparison shows that the DR coupled with the three CPWs has higher unloaded Qs than that coupled with a microstrip line and that the GCPW case has the highest unloaded Qs.

  • PDF

Molecular Dynamics Study of [C10mim][Br] Aggregation (분자동역학을 이용한 [C10mim][Br] 의 응집에 관한 연구)

  • Yoon, Hong-Min;Lee, Joon-Sang
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.36 no.8
    • /
    • pp.873-876
    • /
    • 2012
  • Ionic liquids (ILs) existing in the liquid ion form under standard conditions show a unique properties. 1-10-Alkyl-3-methyl-imidazolium bromide ([C10mim][Br]) is one of the ILs that shows amphiphilic characteristics under specific conditions. This property enables it to function as a surfactant, and therefore, it finds applications in a wide range of areas. In this study, we tried to predict the behavior, especially the aggregation aspect, of [C10mim][Br] in an aqueous solution using molecular dynamics (MD) simulations. The canonical (NVT) ensemble was used to relax the system and trace the trajectory of atoms. Several case studies were simulated and the interaction among [C10mim]+, [Br]-, and water was analyzed using the radial distribution function of each atom. The density distribution function was also used for the structural analysis of the entire system. We used the Large-scale Atomic/Molecular Massively Parallel Simulator (LAMMPS) code for the present MD simulations.

Design of a Hybrid Data Value Predictor with Dynamic Classification Capability in Superscalar Processors (슈퍼스칼라 프로세서에서 동적 분류 능력을 갖는 혼합형 데이타 값 예측기의 설계)

  • Park, Hee-Ryong;Lee, Sang-Jeong
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.27 no.8
    • /
    • pp.741-751
    • /
    • 2000
  • To achieve high performance by exploiting instruction level parallelism aggressively in superscalar processors, it is necessary to overcome the limitation imposed by control dependences and data dependences which prevent instructions from executing parallel. Value prediction is a technique that breaks data dependences by predicting the outcome of an instruction and executes speculatively its data dependent instruction based on the predicted outcome. In this paper, a hybrid value prediction scheme with dynamic classification mechanism is proposed. We design a hybrid predictor by combining the last predictor, a stride predictor and a two-level predictor. The choice of a predictor for each instruction is determined by a dynamic classification mechanism. This makes each predictor utilized more efficiently than the hybrid predictor without dynamic classification mechanism. To show performance improvements of our scheme, we simulate the SPECint95 benchmark set by using execution-driven simulator. The results show that our scheme effect reduce of 45% hardware cost and 16% prediction accuracy improvements comparing with the conventional hybrid prediction scheme and two-level value prediction scheme.

  • PDF