• The Transactions of the Korean Institute of Power Electronics
• /
• v.3 no.4
• /
• pp.365-374
• /
• 1998

The SHE(Selected Harmonic Elimination) PWM scheme which eliminates specific lower order harmonics can generate h high quality output waveforms in 3-level PWM inverters. However. its application has limited since SHE switching a angles cannot be calculated on-line by a microprocessor-implemented control system. Based on off-line optimization. in which multiple SHE solutions were found and analysed for 2 to 5 switching angles per quarter in the 3-level SHE PWM pattern. this paper presents an algebraic algorithm for an ordinary microprocessor to calculate approximate SHE S switching angles on-line with such high resolution that it makes no practical difference between the accurate and the a approximate SHE switching angles. By employing the variable of the dc-link voltage Vdc' the proposed SHE PWM p pattern can ideally compensate the dc input fluctuation together with selected harmonics eliminated.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.19 no.6
• /
• pp.488-493
• /
• 2014

This paper presents a carrier-based pulse-width modulation(PWM) method for reducing the common-mode voltage of a three-level four-leg converter. The idea of the proposed PWM method is intuitive and easy to be implemented in digital signal processor-based converter control systems. On the basis of the analysis of space-vector PWM(SVPWM) and sinusoidal PWM(SPWM) switching patterns, the fourth leg pole voltage of the three-phase converter called "f leg pole voltage" is manipulated to reduce the common-mode voltage. To synthesize f leg pole voltage for the suppression of the common-mode voltage, positive and negative pole voltage references of f leg are calculated. An offset voltage is also deduced to prevent the distortion of a, b, and c phase voltages. The feasibility of the proposed PWM method is verified by simulation and experimental results. The common-mode voltage of the proposed PWM method in peak-to-peak value is 33% in comparison with that of the conventional SVPWM method. The transition number of the common-mode voltage is also reduced to 25%.

• Proceedings of the KIPE Conference
• /
• 2017.11a
• /
• pp.109-110
• /
• 2017

본 논문에서는 듀얼 액티브 브릿지에서 SPWM(Single Pulse Width Modulaton)과 DPWM(Dual Pulse Witdh Modulation)을 적용하였을 때, 인덕터 전류의 특성을 비교하고자 한다. 인덕터 전류의 특성을 이론적으로 분석하고, 실험을 통해서 결과를 분석하였다.

• Journal of Power Electronics
• /
• v.13 no.5
• /
• pp.829-840
• /
• 2013

The modified sinusoidal pulse-width modulation (SPWM) is one of the PWM techniques used in three-phase AC-DC buck converters. The modified SPWM works without the current sensor (the converter is current sensorless), improves production of sinusoidal AC current, enables obtainment of near-unity power factor, and controls output voltage through modulation gain (ranging from 0 to 1). The main problem of the modified SPWM is the huge starting current and voltage (during transient) that results from a large step change from the reference voltage. When the load changes, the output voltage significantly drops (through switching losses and non-ideal converter elements). The single-input single-output (SISO) approach with minor-loop voltage feedback controller presented here overcomes this problem. This approach is created on a theoretical linear model and verified by discrete-model simulation on MATLAB/Simulink. The capability and effectiveness of the SISO approach in compensating start-up current/voltage and in achieving zero steady-state error were tested for transient cases with step-changed load and step-changed reference voltage for linear and non-linear loads. Tests were done to analyze the transient performance against various controller gains. An experiment prototype was also developed for verification.

• Journal of Power Electronics
• /
• v.15 no.6
• /
• pp.1517-1523
• /
• 2015

The wavelet PWM (WPWM) technique has been applied in two-level inverters successfully, but directly applying the WPWM technique to three-level inverters is impossible. This paper proposes a WPWM technique suitable for a single-phase three-level inverter. The work analyzes the control strategy with the WPWM and obtains the design of its parameters. Compared with the SPWM technique for a single-phase three-level inverter under the same conditions, the WPWM can obtain high magnitudes of the output fundamental frequency component, low total harmonic distortion, and simpler digital implementation. The feasibility experiment is given to verify of the proposed WPWM technique.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.286-287
• /
• 2017

본 논문은 철도 차량 구동용 IPMSM 제어를 위한 속도 영역별 PWM 알고리즘을 제안한다. 철도 차량의 고속영역 제어는 인버터 전압 이용률을 최대화 할 수 있는 1-Pulse 제어 기법이 요구된다. 그러나, SPWM을 이용한 비동기 1-Pulse 제어는 출력 전류의 불균형을 초래한다. 따라서, 고속영역 제어를 위해 동기화 시킨 후 SPWM을 이용한 1-pluse 제어는 필수적이다. 본 논문에서는 비동기 모드로 제어를 시작하여 과변조 영역 이전에 지령 전압과 삼각파 주파수를 동기화 시킨 후 고속 영역운전을 하는 PWM 알고리즘을 제안한다. 본 논문에서 제안하는 알고리즘은 시뮬레이션으로 검증한다.

• Proceedings of the KIPE Conference
• /
• 2003.07b
• /
• pp.511-515
• /
• 2003

This paper presents a novel prototype of the utility-interfaced sinusoidal pulse width modulated (SPWM) inverter using the high-frequency flyback transformer fur the small-scale solar photo-voltaic power conditioner (1kW - 4kW). The proposed SPWM power conditioner circuit with a high-frequency link has a function of electrical isolation, which is vital fur solar photovoltaic power conditioner systems with the viewpoint of safety and convenience. The discontinuous conduction mode (DCM) operation of the flyback transformer is also maintained to simplify the topology of the inverter circuit and control scheme. First, the operating principle of the proposed circuit is described far the understanding of the circuit parameters establishment. Then, the digitally constructed SPWM control scheme is presented. The proposed circuit is verified by the computer simulation and the prototype experiment.

• Journal of Power Electronics
• /
• v.10 no.4
• /
• pp.365-373
• /
• 2010

This paper proposes a hybrid single carrier sinusoidal modulation suitable for multiphase multilevel inverters. Multiphase multilevel inverters are controlled by hybrid modulation to provide multiphase variable voltage and a variable frequency supply. The proposed modulation combines the benefits of fundamental frequency modulation and single carrier sinusoidal modulation (SC-SPWM) strategies. The main characteristics of hybrid modulation are a reduction in switching losses and improved harmonic performance. The proposed algorithm can be applied to cascaded multilevel inverter topologies. It has low computational complexity and it is suitable for hardware implementations. SC-SPWM and its base modulation design are implemented on a TMS320F2407 digital signal processor (DSP). A Complex Programmable Logic Device realizes the hybrid PWM algorithm and it is integrated with a DSP processor for hybrid SC-SPWM generation. The feasibility of this hybrid modulation is verified by spectral analysis, power loss analysis, simulation and experimental results.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.5
• /
• pp.60-70
• /
• 1989

In this paper, a new HTF(Harmonic torque function) which takes into account the phasor of harmonic current, and which represents torque ripple content of induction motor is proposed. Through experiments and computer simulations using direct-quadrature two axis model, the proposed HTF is proved to be valid. Applying this function, six-step, SPWM and TPWM pulse-amplitude-width-controlled inverters are evaluated and compared with each other. A good control strategy for PAWM inverters was chosen from the results. It turns out that TPWM is superior to SPWM in torqur ripple content and output voltage amplitude of fundamental wave and six-step is better than PWM when CR is 9.

• 제어로봇시스템학회:학술대회논문집
• /
• 2004.08a
• /
• pp.252-255
• /
• 2004

This paper presents a new technique to generate the 1-bit signal by decoding Pulse Width Modulation (PWM) signal to a binary file before programming onto the ROM. Since each PWM signal requires only 1-bit digital signal, PWM signal and other forms of digital signal related to multi-bit can be simply generated. The results demonstrate that using this new technique to generate the PWM signal can simplify the process and hardware complication. Moreover, the signal's data and frequency can be easily modified by programming the data onto the ROM and using the counter, respectively, which can reduce the size of the circuit and make the PCB easier.