• 제목/요약/키워드: PSpice

Search Result 365, Processing Time 0.022 seconds

A Study on Design of High-Speed Parallel Multiplier over GF(2m) using VCG (VCG를 사용한 GF(2m)상의 고속병렬 승산기 설계에 관한 연구)

  • Seong, Hyeon-Kyeong
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.3
    • /
    • pp.628-636
    • /
    • 2010
  • In this paper, we present a new type high speed parallel multiplier for performing the multiplication of two polynomials using standard basis in the finite fields GF($2^m$). Prior to construct the multiplier circuits, we design the basic cell of vector code generator(VCG) to perform the parallel multiplication of a multiplicand polynomial with a irreducible polynomial and design the partial product result cell(PPC) to generate the result of bit-parallel multiplication with one coefficient of a multiplicative polynomial with VCG circuits. The presented multiplier performs high speed parallel multiplication to connect PPC with VCG. The basic cell of VCG and PPC consists of one AND gate and one XOR gate respectively. Extending this process, we show the design of the generalized circuits for degree m and a simple example of constructing the multiplier circuit over finite fields GF($2^4$). Also, the presented multiplier is simulated by PSpice. The multiplier presented in this paper uses the VCGs and PPCS repeatedly, and is easy to extend the multiplication of two polynomials in the finite fields with very large degree m, and is suitable to VLSL.

A Study on the Effect of the Motor Drive in Simulation Analysis by Induction Motor Parameters Using a Matlab & PSPICE (Matlab과 PSPICE를 이용한 유도전동기 파라미터에 의해 전동기 운전에 미치는 영향 분석에 관한 연구)

  • Na, Seung-Kwon;Ku, Gi-Jun
    • Journal of Advanced Navigation Technology
    • /
    • v.16 no.6
    • /
    • pp.1005-1013
    • /
    • 2012
  • In this paper, the induction motor in indirect vector control method modeling, from indirect vector control method it undergoes an influence to the $1/{\tau}$. When changing a rotor resistance because being like this quality Matlab/Simulink where it will make what kind of effect in speed presumption it led proposed control system used microprosser TMS320C31 DSP for high speed processing. The effectiveness of the proposed system is verified by simulation and experimental results. This result shows highly characteristic speed estimation and robust character of load regulation. and the flux which it follows in change of parameter and speed presumption it was under simulation and get the good result which it comes to get it analyzed.

A Study on Implementation of Multiple-Valued Arithmetic Processor using Current Mode CMOS (전류모드 CMOS에 의한 다치 연산기 구현에 관한 연구)

  • Seong, Hyeon-Kyeong;Yoon, Kwang-Sub
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.8
    • /
    • pp.35-45
    • /
    • 1999
  • In this paper, the addition and the multiplicative algorithm of two polynomials over finite field $GF(p^m)$ are presented. The 4-valued arithmetic processor of the serial input-parallel output modular structure on $GF(4^3)$ to be performed the presented algorithm is implemented by current mode CMOS. This 4-valued arithmetic processor using current mode CMOS is implemented one addition/multiplication selection circuit and three operation circuits; mod(4) multiplicative operation circuit, MOD operation circuit made by two mod(4) addition operation circuits, and primitive irreducible polynomial operation circuit to be performing same operation as mod(4) multiplicative operation circuit. These operation circuits are simulated under $2{\mu}m$ CMOS standard technology, $15{\mu}A$ unit current, and 3.3V VDD voltage using PSpice. The simulation results have shown the satisfying current characteristics. The presented 4-valued arithmetic processor using current mode CMOS is simple and regular for wire routing and possesses the property of modularity. Also, it is expansible for the addition and the multiplication of two polynomials on finite field increasing the degree m and suitable for VLSI implementation.

  • PDF

Design of Signal Processing Circuit for Semi-implantable Middle Ear Hearing Device with Bellows Transducer (벨로즈형 진동체를 갖는 반이식형 인공중이용 신호처리회로 설계)

  • Kim, Jong Hoon;Shin, Dong Ho;Seong, Ki Woong;Cho, Jin-Ho
    • Journal of rehabilitation welfare engineering & assistive technology
    • /
    • v.11 no.1
    • /
    • pp.63-71
    • /
    • 2017
  • In this paper, a signal processing circuit for semi-implantable middle ear hearing device is designed using the TCBT which is recently proposed for a new middle ear transducer that can be implanted at round window of cochlea. The designed semi-implantable hearing device transmits digital sound signal from external device located at behind the ear to the internal device implanted under the skin using inductive coupling link methods with high efficiency. The coils and signal processing circuits are designed and implemented considering the total transmission and reception distance including skin thickness of temporal bone for the semi-implantable hearing device. And also, to improve the data transmission efficiency, the output circuits which can supply sufficient signal power is designed. In order to confirm operation of semi-implantable hearing device using inductive coupling link, the circuit analysis was performed using PSpice, and the performance was verified by implementing a signal processing board of an available size.

A Novel Multi-Level Type Energy Recovery Sustaining Driver for AC Plasma Display Panel (새로운 AC PDP용 멀티레벨 에너지 회수회로)

  • Hong, Soon-Chang;Jung, Woo-Chong;Kang, Kyoung-Woo;Yoo, Jong-Gul
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.19 no.4
    • /
    • pp.71-78
    • /
    • 2005
  • This paper proposes a novel multi-level energy recovery sustaining driver for AC PDP(Plasma Display Panel), which solves the problems of the conventional multi-level sustaining driver. While the conventional circuit improves the voltage md current stress of the switching elements in Weber circuit not only there are parasitic resonant currents between resonant inductors and parasitic capacitance and hard switching, but also the changing period between 0 and sustain voltage is too long. Comparing the proposed circuit with the conventional circuit, the number of components are reduced and the parasitic resonant currents in resonant inductors are eliminated Moreover the hard switching problem is solved by using CIM(Current Injection Method) and the operating frequency will be high as much as possible by removing Vs/2 sustain period. And the circuit operations of the proposed circuit are analyzed for each mode and the validity is verified by the simulations using PSpice program.

Electromagnetic Force Calculation of Internet Winding Fault in A Distribution Power Transformer by using A Numerical Program (수치해석을 이용한 배전용 변압기 권선 고장시의 전자력 계산방법 연구)

  • Shin, Pan-Seok;Ha, Jung-Woo;Chung, Hee-Jun
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.21 no.5
    • /
    • pp.60-67
    • /
    • 2007
  • In this paper, a simulation method of the internal winding fault is proposed to calculate winding current and electromagnetic force in a distribution power transformer by suing FEM program. The model of the transformer is a single phase, 60[Hz], 1[MVA], 22.9[kV]/220[V], cable-type winding. The short-circuit current and electromagnetic force are calculated by FEM(Finite Element Method) program(Flux2D) and the results we verified with theoretical formula and PSPICE program. The simulation results are fairly good agreement with the other verified methods within 5[%] error rate. The turn-to-turn short-circuit current is 500 times of the rated current and the electromagnetic force is about $20{\sim}200times$. The method presented in this study may serve as one of the useful tools in the electromagnetic force analysis of the transformer winding behavior under the short circuit condition for design of the structure.

Design and Control of a Multi-Output Electronic Ballast Using Microcontroller (마이크로 컨트롤러를 이용한 가변출력형 전자식 안정기의 설계 및 제어)

  • 곽재영;여인선
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.11 no.4
    • /
    • pp.59-65
    • /
    • 1997
  • This paper proposes a new approach for the design of a multi-output electronic ballast for fluorescent lamps of different outputs and control method. At first, a standard-output electronic ballast is constructed and then fluorescent lamps with different outputs are lighted by the frequency control of inverter circuit using MeV. This multi-output electronic ballast consists of a rectifier circuit, an inverter circuit, and a frequency control circuit to determine the optimal frequency for the lamps of different output. In order to verify the proposed design method, a prototype of a multi-output electronic ballast for 11 [WJ. 15[WJ compact fluorescent lamps and 20W fluorescent lamp is constructed. Results of observing the voltage and current characteristics of lamps are in accord with those of PSpice simulation. Also its efficacy is nearly the same as the other electronic ballasts. From the result, therefore, validity of the proposed design method of a multi-output electronic ballast for fluorescent lamps is verified.

  • PDF

A Design of CMOS Analog-Digital Converter for High-Speed . Low-power Applications (고속 . 저전력 CMOS 아날로그-디지탈 변환기 설계)

  • Lee, Seong-Dae;Hong, Guk-Tae;Jeong, Gang-Min
    • The Transactions of the Korea Information Processing Society
    • /
    • v.2 no.1
    • /
    • pp.66-74
    • /
    • 1995
  • A 8-bit 15MHz CMOS subranging Analog-to-Digital converter for high-speed, low-power consumption applications is described. Subranging, 2 step flash, A/D converter used a new resistor string and a simple comparator architecture for the low power consumption and small chip area. Comparator exhibites 80dB loop gain, 50MHz conversion speed, 0.5mV offset and maximum error of voltage divider was 1mV. This Analog-to-Digital converter has been designed and fabricated in 1.2 m N-well CMOS technology. It consumed 150mW power at +5/-5V supply and delayed 65ns. The proposed Analog-to-Digital converter seems suitable for high- speed, low-power consumption, small area applications and one-chip mixed Analog- Digital system. Simulations are performed with PSPICE and a fabricated chip is tested.

  • PDF

Development of a Circuit Model for the Dynamic Plasma Load in a PSII Pulse System (PSII 펄스 시스템의 동적 플라즈마 부하 회로 모델 개발)

  • Chung, K.J.;Choe, J.M.;Hwang, H.D.;Kim, G.H.;Ko, K.C.;Hwang, Y.S.
    • Journal of the Korean Vacuum Society
    • /
    • v.15 no.3
    • /
    • pp.246-258
    • /
    • 2006
  • A circuit model has been developed to analyze characteristics of the PSII(plasma source ion implantation) pulse system with dynamic plasma load. The plasma sheath in front of the immersed planar target biased with a negative-high voltage pulse is assumed to be governed by the dynamic Child-Langmuir sheath model. Target current is self-consistently varied with the applied voltage by using the voltage-controlled current source in the circuit model. Circuit simulations are conducted with Pspice circuit simulator, and simulated pulse currents and voltages on the target are compared and confirmed with experimental results for various voltage pulses and plasma conditions.

A Study on the RF and Microwave Circuit Analysis in the SPICE (SPICE에서의 RF와 Microwave회로 해석에 관한 연구)

  • 김학선;이창석;이형재
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.7 no.1
    • /
    • pp.83-91
    • /
    • 1996
  • The SPICE circuit analysis program has a limited math capability and, in general, cannot be used for RF and microwave simulation because a complex arithmetic is required to compute S-parameters from node voltages. This paper presents two test bench models that can be used to obtain node voltages proportional to incident, reflected, and transmitted signals. From SPICE computed node voltages, S-parameters are computed using the math capability of the PSPICE post processor, PROBE, as an example for a low-pass filter consisting of transmission line sections. The results of this example are compared with another high frequency circuit analysis program, TOUCHSTONE. The difference between the results of these two programs in magnitude was less than 0.003 and in phase was a few tenths of a degree. By using these test benchs to simulate a filter, RF and microwave analysis can be made with the SPICE, which can be a cost-effective and readily available computational tool for educators and practicing engineers.

  • PDF