• Title/Summary/Keyword: PCB board

Search Result 605, Processing Time 0.035 seconds

Analysis of the Ground Bounce in Power Planes of PCB Using the Haar-Wavelet MRTD (Haar 웨이블릿 기반 MRTD를 이용한 PCB 전원 공급면에서의 Ground Bounce 해석)

  • 천정남;이종환;김형동
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.10 no.7
    • /
    • pp.1065-1073
    • /
    • 1999
  • This paper analyzed the ground bounce caused by the power plane resonance in the multilayered printed circuit board(PCB) using the Haar-wavelet-based Multiresolution Time-Domain (MRTD). In conventional Finite-Difference Time-Domain(FDTD), the highly fine vertical cell is needed to represent the distance between $V_{cc}$ plane and ground plane since the two planes are very close. Therefore the time step $\Deltat$ must be very small to satisfy the stability condition. As a result, a large number of iterations are needed to obtain the response in wanted time. For this problem, this paper showed that the computation time can be reduced by application of the MRTD method. The results obtained by the MRTD agree very well with those by FDTD method and analytic solutions. In conclusion, this paper proved the efficiency and accuracy of MRTD method for analyzing the EMI/EMC problems in PCB.

  • PDF

Experimental Validation of High Damping Printed Circuit Board With a Multi-layered Superelastic Shape Memory Alloy Stiffener (적층형 초탄성 형상기억합금 보강재 기반 고댐핑 전자기판의 실험적 성능 검증)

  • Shin, Seok-Jin;Park, Sung-Woo;Kang, Soo-Jin;Oh, Hyun-Ung
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.49 no.8
    • /
    • pp.661-669
    • /
    • 2021
  • A mechanical stiffener has been mainly applied on a PCB to secure fatigue life of a solder joint of an electronic components in spaceborne electronics by minimizing bending displacement of the PCB. However, it causes an increase of mass and volume of the electronics. The high damping PCB implemented by multi-layered viscoelastic tapes of a previous research was effective for assuring the fatigue life of the solder joint, but it also has a limitation to decrease accommodation efficiency for the components on the PCB. In this study, we proposed high damping PCB with a multi-layered superelastic shape memory alloy stiffener for spatialminimized, light-weighted, high-integrated structure design of the electronics. To investigate the basic characteristics of the proposed PCB, a static load test, a free vibration test were performed. Then, the high damping characteristic and the design effectiveness of the PCB were validated through a random vibration test.

Development of an Effective Manufacturing Scheduling System for PCB Manufacturing Line Using Dual DBR Method (복수 DBR 기법을 이용한 PCB 생산라인의 효율적인 생산계획 시스템 개발)

  • Yoshida, Atsunori;Park, Jeong-Hyeon
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.10 no.10
    • /
    • pp.2935-2944
    • /
    • 2009
  • This paper proposes Dual DBR(Drum-Buffer-Rope) system for a small-to-medium-sized PCB(Printed Circuit Board) manufacturing line. DBR method of TOC(Theory of Constraints) is an effective system for a small-to-medium-sized company to build production scheduling system. But to apply it to PCB line, it needs more technical consideration because of multiple constraints, looping process line and complex buffer management. This paper proposes an answer of these problems using Dual DBR to build production scheduling system more successfully. And it was confirmed that lead time was reduced more than 20% applying Dual DBR system to a domestic PCB manufacturing line actually.

PCB-Embedded Antenna for 80 GHz Chip-to-Chip Communication

  • Chung, Jae-Young;Hong, Wonbin;Baek, Kwang-Hyun;Lee, Young-Ju
    • Journal of electromagnetic engineering and science
    • /
    • v.14 no.1
    • /
    • pp.43-45
    • /
    • 2014
  • We propose a printed circuit board (PCB)-embedded antenna for millimeter-wave chip-to-chip communication. The antenna is 0.18 mm in height which is 1/20 wavelength at 80 GHz. In order to realize such a low profile, a zeroth-order resonator antenna with a periodic array of four unit cells is employed, and its geometry is optimized to cover an 8-GHz bandwidth from 76 to 84 GHz. With this;the antenna is capable of radiating in a direction parallel to the board length despite the short distance between the ground and the radiator. Simulation and measurement results show that the optimized design has low reflection coefficients and consistent radiation patterns throughout the target bandwidth.

Formation of Fine Pitch Solder Bumps on Polytetrafluoroethylene Printed Circuit Board using Dry Film Photoresist (Dry Film Photoresist를 이용한 테프론 PCB 위 미세 피치 솔더 범프 형성)

  • 이정섭;주건모;전덕영
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.11 no.1
    • /
    • pp.21-28
    • /
    • 2004
  • We have demonstrated the applicability of dry film photoresist (DFR) in photolithography process for fine pitch solder bumping on the polytetrafluoroethylene (PTFE/Teflon ) printed circuit board (PCB). The copper lines were formed with 100$\mu\textrm{m}$ width and 18$\mu\textrm{m}$ thickness on the PTFE test board, and varying the gaps between two copper lines in a range of 100-200$\mu\textrm{m}$. The DFRs of 15$\mu\textrm{m}$ thickness were laminated by hot roll laminator, by varying laminating temperature from $100{\circ}C$ to 15$0^{\circ}C$ and laminating speed from 0.28-0.98cm/s. We have found the optimum process of DFR lamination on PTFE PCB and accomplished the formation of indium solder bumps. The optimum lamination condition was temperature of $150^{\circ}C$ and speed of about 0.63cm/s. And the smallest size of indium solder bump was diameter of 50$\mu\textrm{m}$ with pitch of 100$\mu\textrm{m}$.

  • PDF

A Dynamic Programming Approach to PCB Assembly Optimization for Surface Mounters

  • Park, Tae-Hyoung;Kim, Nam
    • International Journal of Control, Automation, and Systems
    • /
    • v.5 no.2
    • /
    • pp.192-199
    • /
    • 2007
  • This paper proposes a new printed circuit board (PCB) assembly planning method for multi-head surface mounters. We present an integer programming formulation for the optimization problem, and propose a heuristic method to solve the large NP-complete problem within a reasonable time. A dynamic programming technique is then applied to the feeder arrangement optimization and placement sequence optimization to reduce the overall assembly time. Comparative simulation results are finally presented to verify the usefulness of the proposed method.

A study of PCB board inspection system by using machine vision (머신 비전 기반의 PCB기판 검사 시스템에 대한 연구)

  • Lee, Yun-Ji;Hwangbo, Seong
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.1720-1721
    • /
    • 2008
  • 인간에게 있어서 시각 능력이란 정보 취득 및 처리 과정에 있어서 중요한 역할을 한다. 이러한 능력은 기계에 있어서도 자동화가 진전이 될수록 기계의 시각 능력 즉, 머신 비전의 기술이 중요한 역할을 한다. 따라서 산업이 발전함에 따라 머신 비전의 기술은 여러 분야에 걸쳐 요구되며, 이에 따른 연구가 활발히 진행되고 있다. 본 연구에서도 산업 현장에 적용 할 수 있는 최적의 머신 비전 시스템 설계를 목적으로 하였으며, 그에 따른 PCB기판 검사 시스템에 대하여 연구하였다.

  • PDF

A Study on the/ Correlation Between Board Level Drop Test Experiment and Simulation

  • Kang, Tae-Min;Lee, Dae-Woong;Hwang, You-Kyung;Chung, Qwan-Ho;Yoo, Byun-Kwang
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.18 no.2
    • /
    • pp.35-41
    • /
    • 2011
  • Recently, board level solder joint reliability performance of IC packages during drop impact becomes a great concern to semiconductor and electronic product manufacturers. The handheld electronic products are prone to being dropped during their useful service life because of their size and weight. The IC packages are susceptible to solder joint failures, induced by a combination of printed circuit board (PCB) bending and mechanical shock during impact. The board level drop testing is an effective method to characterize the solder joint reliability performance of miniature handheld products. In this paper, applying the JEDEC (JESD22-B111) standard present a finite element modeling of the FBGA. The simulation results revealed that maximum stress was located at the outermost solder ball in the PCB or IC package side, which consisted well with the location of crack initiation observed in the failure analysis after drop reliability tests.

A Numerical Study on the Effect of PCB Structure Variation on the Electronic Equipment Cooling (PCB 구조변화가 전자장비 냉각에 미치는 영향에 관한 수치적 연구)

  • ;;Park, Kyoung-Woo
    • Transactions of the Korean Society of Mechanical Engineers
    • /
    • v.19 no.12
    • /
    • pp.3329-3343
    • /
    • 1995
  • The interaction of mixed convection and surface radiation in a printed circuit board(PCB) is investigated numerically. The electronic equipment is modeled by a two-dimensional channel with three hot blocks. In order to calculate the turbulent flow characteristics, the low Reynolds number k-.epsilon. model which is proposed by Launder and Sharma is applied. The S-4 approximation is used to solve the radiative transfer equation. The effects of the Reynolds number and geometric configuration variation of PCB on the flow and heat transfer characteristics are analyzed. As the results of this study, it is found that the thermal boundary layer occured at adiabatic wall in case with thermal radiation included, and the effect of radiation is also found to be insignificant for high Reynolds numbers. It is found, as well, that the heat transfer increases as the Reynolds number and block space increase and the channel height decreases and the heat transfer of vertical channel is greater than that of horizontal channel.

A MICRO FLUXGATE SENSOR IN PRINTED CIRCUIT BOARD (PCB) (인쇄회로 기판에 내장된 마이크로 플럭스게이트 센서)

  • 최원열;황준식;나경원;강명삼;최상언
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.07a
    • /
    • pp.151-155
    • /
    • 2002
  • This paper presents a micro fluxgate magnetic sensor in printed circuit board (PCB). The fluxgate sensor consists of five PCB stack layers including one layer magnetic core and four layers of excitation and pick-up coils. The center layer as a magnetic core is made of a micro patterned amorphous magnetic ribbon with extremely high DC permeability of ∼100,000 and the core has a rectangular-ring shape. The amorphous magnetic core is easily saturated due to the low coercive field and closed magnetic path for the excitation field. Four outer layers as an excitation and pick-up coils have a planar solenoid structure. The chip size of the fabricated sensing element is 7.3${\times}$5.7m㎡. Excellent linear response over the range of -100${\mu}$T to +100${\mu}$T is obtained with 540V/T sensitivity at excitation square wave of 3V$\_$P-P/ and 360kHz. The very low power consumption of ∼8mW was measured. This magnetic sensing element which measures the lower fields than 50${\mu}$T, is very useful for various applications such as: portable navigation systems, military research, medical research, and space research.

  • PDF