• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2004.05b
• /
• pp.635-641
• /
• 2004

This paper presents a new low-cost RF Built-In Self-Test (BIST) circuit for measuring transducer voltage gain, noise figure and input impedance of 5.25GHa low noise amplifier (LNA). The BIST circuit is designed using 0.18${\mu}{\textrm}{m}$ SiGe technology. The test technique utilizes input impedance matching and output transient voltage measurements. The technique is simple and inexpensive. Total chip size has additional area of about 18% for BIST circuit.

• Journal of Advanced Marine Engineering and Technology
• /
• v.31 no.6
• /
• pp.777-783
• /
• 2007

In this work, a highly integrated downconverter MMIC employing HBT(heterojunction bipolar transistor) was developed for application to one chip tranceiver solution of Ku-band commercial wireless communication system. The downconverter MMIC (monolithic microwave integrated circuit) includes mixer filter. amplifier and input/output matching circuit. Especially, spiral inductor structures employing SiN film were used for a suppression of LO and its second harmonic leakage signals. Concretely, they were properly designed so that the self-resonance frequency was accurately tuned to LO and its second harmonic frequency, and they were integrated on the downconverter MMIC.

• ETRI Journal
• /
• v.29 no.5
• /
• pp.673-675
• /
• 2007

We present the design and fabrication of a 60 GHz medium power amplifier monolithic microwave integrated circuit with excellent gain-flatness for a 60 GHz radio-over-fiber system. The circuit has a 4-stage structure using microstrip coupled lines instead of metal-insulator-metal capacitors for unconditional stability of the amplifier and yield enhancement. The gains of each stage of the amplifier are modified to provide broadband characteristics of input/output matching for the first and fourth stages and to achieve higher gains for the second and third stages to improve the gain-flatness of the amplifier for wideband.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.30A no.3
• /
• pp.34-42
• /
• 1993

An analytic approach to wide-band amplification using simplified equivalent MESFET modeling has enabled an ultrabroad-band flat-gain amplifier from DC to microwave. The developed lossy-match ultrabroad-band amplifier operates as a RC coupled circuit in the low-frequency range and lossless impedance matching circuit in the microwave frequency range with gain compensation circuits. The reduced gain caused by external resistors is compensated using 2-stage cascade amplification, and the gain of designed unit is 12.5.+-.1dB from the vicinity of DC to 7GAz. The experimental gain characteristics are good agreement with computer simulated results. The input and output VSWRs are measured under 2:1 over the operating frequency range, and the gain goes down over 15dBrange with various gate bias voltages.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.22 no.2
• /
• pp.214-219
• /
• 2011

This paper presents a multi-band low noise amplifier(LNA) with switching operation for 2.4, 3.5 and 5.2 GHz bands using CMOS 0.18 um technology. The proposed circuit uses switching transistors to achieve the input and output matching for multi-band. By using the switching transistors, we can adjust the transconductance, gate inductance and gatesource capacitance at input stage and total output capacitance at output stage. The proposed LNA exhibits gain of 14.2, 12 and 11 dB and noise figure(NF) of 3, 2.9 and 2.8 dB for 2.4, 3.5 and 5.2 GHz, respectively.

• Journal of the Semiconductor & Display Technology
• /
• v.5 no.1 s.14
• /
• pp.33-38
• /
• 2006

The ATE driver to test a high speed semiconductor chip is designed by using general logic drivers instead of dedicated pin drivers. We have proposed a structure of general logic drivers using FPCA and assured its correct operation by EDA tool simulation. PCB circuit was implemented and Altera FPGA chip was programmed using DDR I/O library. On the PCB, it is necessary to place two resistors connected output drivers near to the output pin to adjust an impedance matching. We confirmed that the measured results agree with the simulated values within 5% errors at room temperature for the input signals with 800Mbps data transfer rate and 1.8V operating voltage.

• Journal of Advanced Navigation Technology
• /
• v.24 no.2
• /
• pp.107-114
• /
• 2020

A power amplifier of 2.4 GHz ISM band is designed to implement a transmitter system. High efficiency amplifiers can be implemented as class E or class F amplifiers. This study has designed a 20 W high efficiency class E amplifier that has simple circuit structure in order to utilize for the ISM band application. The impedance matching circuit was designed by class E design theory and circuit simulation. The designed amplifier has the output power of 44.2 dBm and the power added efficiency of 69% at 2.45 GHz. In order to apply 30 dBm input power to the designed power amplifier, voltage controlled oscillator (VCO) and driving amplifier have been fabricated for the input feeding circuit. The measurement of the power amplifier shows 43.2 dBm output and 65% power added efficiency. This study can be applied to the design of power amplifiers for various wireless communication systems such as wireless power transfer, radio jamming device and high power transmitter.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.9
• /
• pp.41-45
• /
• 2014

In this paper, a high-efficiency power amplifier is implemented by using a drain bias control circuit operated at low input power for WPT(Wireless Power Transfer). Adaptive bias control circuit was added to high-efficiency class-E amplifier. It was possible to obtain the overall improvement in efficiency by adjusting the drain bias at low input power. The proposed adaptive class-E amplifier is implemented by using the input and output matching network and serial resonant circuit for improvement in efficiency. Drain bias control circuit consists of a directional coupler, power detector, and operational amplifier for adjusting the drain bias according to the input power. The measured results show that output powers of 41.83 dBm were obtained at 13.56 MHz. At this frequency, we have obtained the power added efficiency(PAE) of 85.67 %. It was confirmed increase of PAE of an average of 8 % than the fixed bias from the low input power level of 0 dBm ~ 6 dBm.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2000.11a
• /
• pp.150-153
• /
• 2000

In this paper, we have designed a 2 stage MMIC power amplifier which has flat gains of in-band and reasonable out-band cutoff characteristics using 0.5$\mu\textrm{m}$ MESFET libra교 of ETRI. For the 1st stave, we obtaind P$_{1dB}$ of 9.2 dBm and gain 10.8 dB using 6 finger D-MESFET and P$_{1dB}$ of 18.4 dBm and gain of 10.8 dB using 14 finger D-MESFET for the 2nd stage, which is power matched using LIBRA's embedded TUNER. Also in-band gain flatness and out-band cutoff characteristics are obtained by attaching LC tank in the output matching circuit. The designed 2 stage MMIC power amplifier has bandwidth of 0.95～2.8 GHz, gain of 20 dB and P$_{1dB}$of 17.2 dBm. Especially gain flatness of $\pm$0.8dB was obtained in 1.8～2.5 GHz frequency ranges. And chip size is 1.4$\times$1.4 mm..4 mm.

• ETRI Journal
• /
• v.42 no.5
• /
• pp.781-789
• /
• 2020

In this study, an E-band low-noise amplifier (LNA) monolithic microwave integrated circuit (MMIC) has been designed using silicon-germanium 130-nm bipolar complementary metal-oxide-semiconductor technology to suppress unwanted signal gain outside operating frequencies and improve the signal gain and noise figures at operating frequencies. The proposed impedance-controllable filter has series (R_s) and parallel (R_p) resistors instead of a conventional inductor-capacitor (L-C) filter without any resistor in an interstage matching circuit. Using the impedance-controllable filter instead of the conventional L-C filter, the unwanted high signal gains of the designed E-band LNA at frequencies of 54 GHz to 57 GHz are suppressed by 8 dB to 12 dB from 24 dB to 26 dB to 12 dB to 18 dB. The small-signal gain S₂₁ at the operating frequencies of 70 GHz to 95 GHz are only decreased by 1.4 dB to 2.4 dB from 21.6 dB to 25.4 dB to 19.2 dB to 24.0 dB. The fabricated E-band LNA MMIC with the proposed filter has a measured S₂₁ of 16 dB to 21 dB, input matching (S₁₁) of -14 dB to -5 dB, and output matching (S₂₂) of -19 dB to -4 dB at E-band operating frequencies of 70 GHz to 95 GHz.