• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.33 no.6B
• /
• pp.456-468
• /
• 2008

In this paper, we design Input/Output modules as a preference work for implementation of hybrid two stage AWG based WDM-PON and verify operations of each function modules through the logic simulation. This WDM-PON system provides service to 128 ONUs through 32 wavelength and one wavelength is shared for upstream transmission with four ONU while each wavelength is allocated to each ONU for downstream transmission. The designed WDM-PON MAC chip is based on sub-MAC which consists of one control unit and reception unit and four transmission unit. To design the reception and transmission unit of sub-MAC, we define the functions of the sub-MAC, pins of the modules, control signal and timing of each signal. We intend to design MAC chip with 1Gbps transmission rate. Thus the designed MAC chip is worked on 125MHz clock rate. We define FSM and design Input/Output modules with VHDL. The logic simulation of the modules is executed by the ModelSIM simulator.

• Journal of IKEEE
• /
• v.25 no.1
• /
• pp.180-192
• /
• 2021

One widely used algorithm for image recognition and pattern detection is the convolution neural network (CNN). To efficiently handle convolution operations, which account for the majority of computations in the CNN, we use hardware accelerators to improve the performance of CNN applications. In using these hardware accelerators, the CNN fetches data from the off-chip DRAM, as the massive computational volume of data makes it difficult to derive performance improvements only from memory inside the hardware accelerator. In other words, data communication between off-chip DRAM and memory inside the accelerator has a significant impact on the performance of CNN applications. In this paper, a simulator for the CNN is developed to analyze the main memory or DRAM access with respect to the size of the on-chip memory or global buffer inside the CNN accelerator. For AlexNet, one of the CNN architectures, when simulated with increasing the size of the global buffer, we found that the global buffer of size larger than 100kB has 0.8x as low a DRAM access count as the global buffer of size smaller than 100kB.

• Journal of Animal Science and Technology
• /
• v.48 no.3
• /
• pp.401-414
• /
• 2006

Twenty eight Holstein steers 12 months old and weighing about 300kg were andomly allotted into one of four groups being fed ammoniated rice straw(ARS) and substituted 30%, 40% and 50% crushed bamboo chip for ARS to determine the effects of different levels of bamboo chip on performance, digestibility and carcass characteristics. Daily weight gain was reduced as the substitution levels of bamboo chip for ARS as a roughage source increased but there were no differences in daily weight gain between steers fed ARS alone and 30% bamboo chip for ARS. Concentrates intakes were not different between treatments by the substitution levels of bamboo chip for the whole fattening period. Roughage intake tended to increase as the substitution levels of bamboo chip increased. Total feed intake was not affected by the substitution levels of bamboo chip. However, feed efficiency got worse with increasing levels of bamboo chip. Animals fed the roughage substituting 30% bamboo chip for ARS were higher in profit by 13% than animals fed ARS alone as a roughage source. Digestibilities of Dry matter(DDM) and crude fiber(DCF) were highest in animals fed ARS alone as a roughage source. DDM's were lower in higher substitution levels of crushed bamboo chip but there were no differences in DCF among animals fed different levels of bamboo chip as a roughage source. Crude protein digestibility was not affected by ammoniated rice straw or by the different levels of bamboo chip. Dressing percentage and backfat thickness were not affected by ammoniated rice straw or by the levels of bamboo chip but ribeye area was narrowed as the levels of bamboo chip increased. Beef color, fat color, texture, maturity and marbling score were not affected by feeding of ammoniated rice straw or by the levels of bamboo chip. According to these results, it may be concluded that profit can increase when Holstein bulls are castrated and roughage containing ammoniated rice straw plus 30% bamboo chip is offered.

• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.1968-1970
• /
• 2003

In this paper we propose a system to forecast the dangerous behavior of the dementia patients. Basic idea of our approach is to measure the body movements of the dementia patients using the acceleration sensor. Based on the data measured, warning the care-givers about possible dangerous actions like falling down from the bed and slipping down onto the floor to some extent. The signals measured by the acceleration sensor are processed by a one-chip computer. Based on the diagnosis of the one-chip computer , alert signal is generated to the care-giver by a wire-less signal. The sensor is implemented in a compact body . Applicability of the system is now being examined at a nursing home.

• Proceedings of the KIEE Conference
• /
• 2004.11c
• /
• pp.647-649
• /
• 2004

When a controller is implemented by a one-chip processor with fixed-point operations, the finite alphabet problem usually occurs since parameters and signals should be taken in a finite set of values. This paper formulates PID finite alphabet PID control problem which combines the PID controller with the finite alphabet problem. We will propose a PID parameter tuning method based on an optimization algorithm under the finite alphabet condition. The PID parameters can be represented by a fixed-point representation, and then the problem is formulated as an optimization with constraints that parameters are taken in the finite set. Some simulation are to be performed to exemplify the performance of the PID parameter tuning method proposed in this paper.

• Proceedings of the KSME Conference
• /
• 2004.11a
• /
• pp.1241-1246
• /
• 2004

The heat flux on a chip is rapidly increasing with decreasing the size of one. It is necessary to properly cool the high heat flux chip. One of the promising cooling methods is to apply CPL heat pipes with porous materials, for example PVA, polyethylene, and powder sintered metal plate and with microchannels in the evaporator. A small scale CPL heat pipe with PVA as wick was designed and manufactured. Since the height difference between the evaporator and the condenser is a crucial parameter in the CPL heat pipes, the performance of the heat pipes depending on the parameter was investigated. The parameter is higher the performance is better. However, the improvement rate of the performance does not increase the increase rate of the height. In addition to, the parameter effect depending on heat input was investigated.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.17 no.3
• /
• pp.297-306
• /
• 1992

Algorithms for implementing one chip binary image processor has been studied. In this paper, image quality improvement algorithms, for the data pre-processed with shading and gamma correction after digitizing the analog signal from CCD or CIS, such as : Improved high quality binarization algorithm is suggested. Error diffusion algorithms for high quality half-tone images is analyzed, Fuzzy Theory based mixed mode algorithm is suggested.

• Proceedings of the KIEE Conference
• /
• 1992.07b
• /
• pp.1176-1178
• /
• 1992

This paper shows enhanced working performance of the battery fork-lift truck by developing the IGBT full bridge dc-dc convertor using one-chip micro-processor. The PWM pulse is generated from a 16 bit one-chip micro-processor for the speed control of DC motor. In order to ensure the operation of IGBT and motor pecewisely, IGBT gate drive circuit was designed by using current limiting IC and hige voltage limit IC. And also It is able to regenerative braking.

• Proceedings of the KIEE Conference
• /
• 1987.07b
• /
• pp.1495-1498
• /
• 1987

This paper described the design of register part, ROM and entire digital filter implementation by merging with ALU, control part last year. The register part consists of shift register, parallel load serial output register, multiplexer and selector, and we designed specially the 1024 memory cells ROM and decoder to decode the register data. Also, presented scaling algorithm to prevent the overflow.

• Proceedings of the KIEE Conference
• /
• 2005.05a
• /
• pp.137-140
• /
• 2005

The electronic dispenser is composed of electronic part and mechanical part. Electronic part is consisted of input keypad, micro-controller, display module, and pump module. In this paper we designed micro-controller for electronic part. The micro-controller controls display module and pump module. The display module is composed by LCD device, and the pump module is composed by motor device. The micro-controller for an electronic dispenser is designed by VHDL. We used WX12864APl for the LCD device and SPS20 for the stepping motor. Also, the micro-controller is designed by Altera Quartus tool and verified with Agent 2000 Design-kit using APEX20K Device. In this paper, we present possibility to adopt of biotechnology field through designing of one-chip controller for an electronic dispenser.