• Korean Journal of Computational Design and Engineering
• /
• v.8 no.4
• /
• pp.212-221
• /
• 2003

In order to reduce the lead-time and cost, the technology of rapid prototyping (RP) has been widely used. A new rapid prototyping process, transfer-type variable lamination manufacturing process by using expandable polystyrene foam (VLM-ST), has been developed to reduce building time, apparatus cost and additional post-processing. At the same time, VLM Slicer, the CAD/CAM software for VLM-ST has been developed. In this study, algorithms for accuracy improvement of VLM-ST, which include offset and overrun of a cutting path and generation of a reference shape are developed. Offset algorithm improves cutting accuracy, overrun algorithm enables the VLM-ST process to make a shape of sharp edge and reference shape generation algorithm adds additional shape which makes off-line lamination easier. In addition, proposed algorithms are applied to practical CAD models for verification.

• Proceedings of the IEEK Conference
• /
• 2002.07c
• /
• pp.1948-1951
• /
• 2002

In this paper, we propose a chip timing recovery algorithm that is robust to frequency offset and time variant fading environments for DS/CDMA. The proposed structure is a modified non-coherent Delay Locked Loop (DLL) that employs a decimator. Analytical expression for the proposed non-coherent DLL S-curve and steady-state timing jitter is derived and confirmed by computer simulation. The results show that the proposed structure can reduce a steady-state timing jitter of the regenerated spreading code replica to frequency offset and time-variant fading in mobile radio channel, especially in very low SNR.

• Journal of Communications and Networks
• /
• v.9 no.3
• /
• pp.312-318
• /
• 2007

In this paper, we propose the optimal offset-time decision (OOD) algorithm which can effectively reduce the pre-transmission delay compared to the perfect isolation model, and can also be extended to general n priority classes while the target loss probability of each class is guaranteed for the variable offered load. In order to drive the OOD algorithm, we first analyze the loss probability of each priority class through class aggregation and iteration method; the analytic results obtained through the proposed algorithm are then validated with results garnered from extensive simulation tests.

• Journal of Institute of Control, Robotics and Systems
• /
• v.19 no.2
• /
• pp.125-130
• /
• 2013

Compared to OWR (One-Way Ranging) method that requires precise network time synchronization, TWR (Two-Way Ranging) method has advantages in building an indoor WPAN (Wireless Personal Area Network) location system with lower cost. However, clock offsets of nodes in WPAN system should be eliminated or compensated to improve location accuracy of the TWR method. Because conventional clock offset elimination methods requires multiple TWR transactions to reduce clock offset, they produce network traffic burden instead. This paper presents a clock offset estimation method that can reduce clock offset error with a single TWR transaction. After relative clock offsets of sensor nodes are estimated, clock offsets of mobile tags are estimated using a single TWR communication. Simulation results show that location accuracy of the proposed method is almost similar to the conventional clock offset elimination method, while its network traffic is about a half of the conventional method.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.23 no.5
• /
• pp.1270-1281
• /
• 1998

Frequency offset in an orthogonal frequency division multiplexing (OFDM) system is known to cause the inter-channel interference (ICI), amplitude and phase distortion of a received signal, resulting in a severe performance degradation of the total system. In this paper, we propose an improved pilot-based masimum likelihood frequency offset estimation technique, which uses the predefined sync-subchannels, and derive the error performance of the proposed frequency offset estimator analytically. The proposed technique improves the performance of the frequency offset estimator by adding up the frequency offset caused by coherent phase changes and averaging out the effect caused by random phase error. It is confirmed by computer simulations that the upper bound of error variance for the proposed frequency offset estimator analytically derived in this paper is correct, and that the proposed estimator has better performance than the previous ones in terms of error variance, tracking range, and time-varying characteristics of a channel.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2000.10a
• /
• pp.162-165
• /
• 2000

This paper presents the analysis of the effect which DC offsets produced in the direct-conversion receiver system under the AWGN circumstance exercise on the system performance. Then, as a method which improve the system performance by removing the DC offsets, we proposed the plan which can copes with the time variant DC offsets occurrences according to taking accumulation and average through the loop signals which DC offsets are produced.

• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.319-320
• /
• 2008

In this paper, we propose a new frequency offset estimation algorithm for DBO-CSS which is a standard for wireless personal area network (WPAN). In DBO-CSS, there can be several integer multiples of $2{\pi}$ in the phase rotation caused by the frequency offset because of the long time difference between the samples of differential relation and the high permissible frequency offset of the crystal oscillators between the transmitter and the receiver. In this paper, we propose an estimation algorithm by using the relationships of each sub-chirp signals to find the integer part without phase ambiguity.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.30 no.6 s.249
• /
• pp.678-683
• /
• 2006

In this paper, the 5-axis tool path that has been generated from the original surface is, newly generated from the offset polyhedral mesh. In this approach, the interference check between two solid models can be simplified to that of offset polyhedral mesh and axis line. The tool path computation and interference check based on the offset mesh is simpler and faster than that based on the original surface. But 5-axis tool path generation using this approach is able to apply only for ball endmill and still takes longer time than 3-axis tool path generation.

• Journal of Advanced Marine Engineering and Technology
• /
• v.22 no.1
• /
• pp.52-66
• /
• 1998

An experimental study on the flow characteristics was performed for a two-dimensional turbulent wall attaching offset jet at different oblique angles to a surface. The flow characteristics were investigated by using a split film probe with the modified Stock's calibration method. The jet mean velocity, turbulent intensity, wall static pressure coefficient profiles, and time-averaged reattachment point were measured at the Reynolds number Re (based on the nozzle width, D) ranging from 17700 to 53200, the offset ratio H/D from 2.5 to 10, and the inclined angle .alpha. from 0.deg. C to 40.deg. C. The Correlations between the maximum pressure position, minimum pressure position, and reattachment point and offset ratios, and inclined angles are presented.

• Proceedings of the IEEK Conference
• /
• 1999.11a
• /
• pp.963-966
• /
• 1999

This Paper describes the design of high speed and low power comparator based on the feed forward bias control. Major building blocks of this comparator are composed of input offset canceling circuit and feed forward bias control circuit. The usual offset canceling circuit cancels the offset voltages by storing them in capacitors using MOS switches, The comparator of this paper employs the bias control circuit which generates bias signal from the input signal. The bias signal is applied to the capacitors and keeps the transfer of chares in the capacitors in the minimal amount, therefore making the comparator operate in stable condition and reduce decision time. The comparator in this form has very samll area and power dissipation. Maximum sampling rate is 200 Ms/sec. The comparator is designed in 0.65${\mu}{\textrm}{m}$ technology and the offset is less than 0.5㎷.