• 전기학회논문지
• /
• 제56권5호
• /
• pp.892-897
• /
• 2007

This paper presents the output filter design and the output characteristic analysis by cut-off frequency set up of the LCR filter on NPC multi-level inverter with trap-filter. The single-phase NPC three-level inverter operates at low switching frequency. The proposed LC trap filter is comprised of a conventional LCR output filter, by using LC trap filter the need for high damping resistor and low LC cut-off frequency is eliminated. Also. low damping resistor is increased the output filter system. The multilevel inverter system used NPC type inverter in proper system for high power application and controller is used DSP(TMS320C31). The effectiveness of proposed system confirmed the validity through SPICE simulation and experimental results.

• 조명전기설비학회논문지
• /
• 제29권9호
• /
• pp.71-80
• /
• 2015

This paper proposes a convenient thermal modeling method for loss distribution control method of 3-level Active NPC(Neutral Point Clamped) inverter. In the drawback of conventional 3-level NPC, the generated losses can occur unbalance in each switching device, as a result, thermal utilization of designed system has been decreased. In order to compensate unbalanced losses, Active NPC inverter performed loss balancing control with thermal modeling during operation of each switching device. Therefore, this paper deals with a convenient thermal modeling method based on newton's law of cooling rather than conventional thermal modeling method. Both simulation and experimental results based on 10kW 3-level Active NPC inverter confirm the validity of the analysis performed in the study.

• 전력전자학회논문지
• /
• 제28권1호
• /
• pp.1-7
• /
• 2023

A grid-connected 3-level NPC inverter is a power conversion device that connects renewable energy generators, such as photovoltaic or wind turbines to the grid. Although many studies have focused on this inverter, commercializing it requires strictly satisfying various safety and power quality-related standards. Among many standards, leakage current and grid current total harmonic distortion(THD) can be affected by external factors such as installation environment, aging, and grid conditions. Hence, inverter operations that can satisfy these standards need to be explored. In this study a 3-level NPC inverter operation algorithm using the Phase Opposition Disposition-PWM method that can effectively reduce leakage current and switching frequency adjustment to reduce THD effectively has been proposed.

• 전기학회논문지
• /
• 제64권2호
• /
• pp.268-275
• /
• 2015

This paper proposes a method of switching to improve power loss for the single-phase three-level NPC inverter. The conventional switching methods, which are called as the bipolar and unipolar switching methods, are used for single phase inverters using three-level topology. However, these switching method have disadvantage in the power loss. Because all of the switch are operated. To reduce the power loss of the three-level NPC inverter, clamp switching method is introduced in this paper. This way, one of the lag is fixed that switching loss is reduced. This paper analyzes and compares power losses of unipolar method and clamp method. The validity of the power loss analysis is verified through the simulation and experimental results.

• Journal of Power Electronics
• /
• 제16권2호
• /
• pp.455-463
• /
• 2016

This paper proposes a compensation method to improve the distorted space vectors when a 3-level Neutral Point Clamped (NPC) inverter has an unbalanced neutral point voltage. Since both the neutral point voltage of the DC link and the space vector of a 3-level NPC inverter are closely related depending on the output load connecting state, a distorted space vector can occur when the neutral point voltage of a 3-level NPC inverter is unbalanced. The proposed method can improve the distorted space vectors by adjusting the injection time of the small and medium vectors and by modulating the amplitude of the carrier waveforms. In this paper, the proposed method is verified by both simulation and experimental results based on a 3-level NPC inverter.

• 전력전자학회논문지
• /
• 제19권3호
• /
• pp.257-265
• /
• 2014

This paper proposes a simple compensation method for switches of the unclamped voltage in the three-level NPC inverter. Voltages of inner-switches can be unclamped in the three-level NPC (neutral point clamped) inverter. It can cause the problem of the switch fault accident. By adding a capacitor, switches of the unclamped voltage can be clamped. Through the analysis of the circuit, the reason behind switches being unclamped was verified which leads to the solution method that designs a compensation capacitor. The proposed method was validated through the simulation and experimental results.

• 전력전자학회논문지
• /
• 제11권4호
• /
• pp.313-320
• /
• 2006

본 논문에서는 단상 NPC 멀티레벨 인버터의 출력단 고조파 저감을 위한 LC 트랩 필터의 설계 방법을 제시하였고, 출력전압 THD와 출력전류 고조파 FFT 분석을 수행하였다. 제시된 LC 트랩 필터는 일반적인 LCR 필터와 종속 접속된 구조를 가지며, 스위칭 주파수에 동조되었다. 인버터 시스템은 고전력 응용에 적합한 NPC 멀티레벨 인버터를 사용하였으며, 제어기는 DSP(TMS320C31)을 사용하여 구성하였다. 제안된 시스템의 효용성은 시뮬레이션과 실험 결과를 통하여 증명하였다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2014년도 전력전자학술대회 논문집
• /
• pp.546-547
• /
• 2014

본 논문에서는 LabVIEW와 Multisim을 이용한 Co-simultion 기능으로 얻은 시뮬레이션 결과와 그 과정을 기술한다. 3-Level NPC Inverter를 제어하였으며 동일한 조건에서 PSIM으로 시뮬레이션한 결과와 비교하여 보았다.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제54권5호
• /
• pp.231-237
• /
• 2005

Many conventional multi-level inverters have detected switching faults by using the over voltage and current. However, fault detection of the switching elements is very difficult because the voltage and current due to each switching fault decrease more than the normal operation. Moreover, the dc-link unbalancing voltage causes a serious problem in the safety and reliability of system when the 3-level inverter faults occur Therefore, this paper proposes the simple fault diagnose method and the neutral-point-voltage control method that can protect the 3-level inverter system from the unbalancing voltage of the do-link capacitors when the faults of switching elements occur in the 3-level inverter that is very efficient in ac motor drives of the high voltage and high power applications. Through experiment results, the validity of the proposed method is demonstrated.

• Journal of Electrical Engineering and Technology
• /
• 제9권6호
• /
• pp.2168-2180
• /
• 2014

In this paper, a generalized power loss algorithm for multilevel neutral-point clamped (NPC) PWM inverters is presented, which is applicable to any level number of multilevel inverters. In the case of three-level inverters, the conduction loss depends on the MI (modulation index) and the PF (power factor), and the switching loss depends on a switching frequency, turn-on and turn-off energy. However, in the higher level of inverters than the three-level, the loss of semiconductor devices cannot be analyzed by conventional methods. The modulation depth should be considered in addition, to find the different conducting devices depending on the MI. In a case study, the power loss analysis for the three- and five-level NPC inverters has been performed with the proposed algorithm. The validity of the proposed algorithm is verified by simulation for the three-and five-level NPC inverters and experiment for three-level NPC inverter.