• 제목/요약/키워드: Multiple-input dc-dc converter

검색결과 26건 처리시간 0.021초

Load Dispatching Control of Multiple-Parallel-Converters Rectifier to Maximize Conversion Efficiency

  • Orihara, Dai;Saitoh, Hiroumi;Higuchi, Yuji;Babasaki, Tadatoshi
    • Journal of Electrical Engineering and Technology
    • /
    • 제9권3호
    • /
    • pp.1132-1136
    • /
    • 2014
  • In the context of increasing electric energy consumption in a data center, energy efficiency improvement is strongly emphasized. In a data center, electric energy is largely consumed by DC power supply system, which is based on a rectifier composed by multiple parallel converters. Therefore, rectifier efficiency must be improved for minimizing loss of DC power supply system. Rectifier efficiency can be modulated by load allocation to converters because converter efficiency depends on input AC power. In this paper, we propose a new control method to maximize rectifier efficiency. The method can control load allocation to converters by introducing active power converter control scheme and start-and-stop of converters. In order to illustrate optimal load allocations in a rectifier, a maximization problem of rectifier efficiency is formulated as a nonlinear optimization one. The problem is solved by Lagrangian relaxation method and the computation results provide the validity of proposed method.

Digitally Controlled Single-inductor Multiple-output Synchronous DC-DC Boost Converter with Smooth Loop Handover Using 55 nm Process

  • Hayder, Abbas Syed;Park, Young-Jun;Kim, SangYun;Pu, Young-Gun;Yoo, Sang-Sun;Yang, Youngoo;Lee, Minjae;Hwang, Keum Choel;Lee, Kang-Yoon
    • Journal of Power Electronics
    • /
    • 제17권3호
    • /
    • pp.821-834
    • /
    • 2017
  • This paper reports on a single-inductor multiple-output step-up converter with digital control. A systematic analog-to-digital-controller design is explained. The number of digital blocks in the feedback path of the proposed converter has been decreased. The simpler digital pulse-width modulation (DPWM) architecture is then utilized to reduce the power consumption. This architecture has several advantages because counters and a complex digital design are not required. An initially designed unit-delay cell is adopted recursively for the construction of coarse, intermediate, and fine delay blocks. A digital limiter is then designed to allow only useful code for the DPWM. The input voltage is 1.8 V, whereas output voltages are 2 V and 2.2 V. A co-simulation was also conducted utilizing PowerSim and Matlab/Simulink, whereby the 55 nm process was employed in the experimental results to evaluate the performance of the architecture.

A Single Inductor Dual Output Synchronous High Speed DC-DC Boost Converter using Type-III Compensation for Low Power Applications

  • Hayder, Abbas Syed;Park, Hyun-Gu;Kim, Hongin;Lee, Dong-Soo;Abbasizadeh, Hamed;Lee, Kang-Yoon
    • IEIE Transactions on Smart Processing and Computing
    • /
    • 제4권1호
    • /
    • pp.44-50
    • /
    • 2015
  • This paper presents a high speed synchronous single inductor dual output boost converter using Type-III compensation for power management in smart devices. Maintaining multiple outputs from a single inductor is becoming very important because of inductor the sizes. The uses of high switching frequency, inductor and capacitor sizes are reduced. Owing to synchronous rectification this kind of converter is suitable for SoC. The phase is controlled in time sharing manner for each output. The controller used here is Type-III, which ensures quick settling time and high stability. The outputs are stable within $58{\mu}s$. The simulation results show that the proposed scheme achieves a better overall performance. The input voltage is 1.8V, switching frequency is 5MHz, and the inductor used is 600nH. The output voltages and powers are 2.6V& 3.3V and 147mW &, 230mW respectively.

Grid-friendly Control Strategy with Dual Primary-Side Series-Connected Winding Transformers

  • Shang, Jing;Nian, Xiaohong;Chen, Tao;Ma, Zhenyu
    • Journal of Power Electronics
    • /
    • 제16권3호
    • /
    • pp.960-969
    • /
    • 2016
  • High-power three-level voltage-source converters are widely utilized in high-performance AC drive systems. In several ultra-power instances, the harmonics on the grid side should be reduced through multiple rectifications. A combined harmonic elimination method that includes a dual primary-side series-connected winding transformer and selective harmonic elimination pulse-width modulation is proposed to eliminate low-order current harmonics on the primary and secondary sides of transformers. Through an analysis of the harmonic influence caused by dead time and DC magnetic bias, a synthetic compensation control strategy is presented to minimize the grid-side harmonics in the dual primary side series-connected winding transformer application. Both simulation and experimental results demonstrate that the proposed control strategy can significantly reduce the converter input current harmonics and eliminates the DC magnetic bias in the transformer.

Multiple Buck-Chopper using Partial Resonant Switching

  • Mun Sang-Pil;Suh Ki-Young;Lee Hyun-Woo;Chun Jung-Ham
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2001년도 Proceedings ICPE 01 2001 International Conference on Power Electronics
    • /
    • pp.189-192
    • /
    • 2001
  • This paper proposed that an AC-DC converter system using multiple buck-chopper operates with four choppers connecting to a number of parallel circuits. To improve these, a large number of soft switching topologies included a resonant circuit have been proposed. And, some simulative results on computer are included to confirm the validity of the analytical results. The partial resonant circuit makes use of an inductor using step-down and a condenser of loss-less snubber. The result is that the switching loss is very low and the efficiency of system is high. And the snubber condenser used in a partial resonant circuit makes charging energy regenerated at input power source for resonant operation. The proposed conversion system is deemed the most suitable for high power applications where the power switching devices are used.

  • PDF

A Resonant Characteristics Analysis and Suppression Strategy for Multiple Parallel Grid-connected Inverters with LCL Filter

  • Sun, Jian-jun;Hu, Wei;Zhou, Hui;Jiang, Yi-ming;Zha, Xiao-ming
    • Journal of Power Electronics
    • /
    • 제16권4호
    • /
    • pp.1483-1493
    • /
    • 2016
  • Multiple parallel inverters have multiple resonant frequencies that are influenced by many factors. This often results in stability and power quality problems. This paper develops a multiple input multiple output model of grid-connected inverter systems using a closed-loop transfer function. The influence factors of the resonant characteristics are analyzed with the developed model. The analysis results show that the resonant frequency is closely related to the number, type and composition ratio of the parallel inverters. To suppress resonance, a scheme based on virtual impedance is presented, where the virtual impedance is emulated in the vicinity of the resonance frequency. The proposed scheme needs one inverter with virtual impedance control, which reduces the design complexity of the other inverter controllers. Simulation and experimental tests are carried out on two single phase converter-based setups. The results validate the correctness of the model, the analytical results and the resonant suppressing scheme.