• 제목/요약/키워드: Multi-carrier pulse width modulation

검색결과 6건 처리시간 0.017초

Investigations of Multi-Carrier Pulse Width Modulation Schemes for Diode Free Neutral Point Clamped Multilevel Inverters

  • Chokkalingam, Bharatiraja;Bhaskar, Mahajan Sagar;Padmanaban, Sanjeevikumar;Ramachandaramurthy, Vigna K.;Iqbal, Atif
    • Journal of Power Electronics
    • /
    • 제19권3호
    • /
    • pp.702-713
    • /
    • 2019
  • Multilevel Inverters (MLIs) are widely used in medium voltage applications due to their various advantages. In addition, there are numerous types of MLIs for such applications. However, the diode-less 3-level (3L) T-type Neutral Point Clamped (NPC) MLI is the most advantageous due to its low conduction losses and high potential efficiency. The power circuit of a 3L T-type NPC is derived by the conventional two level inverter by a slight modification. In order to explore the MLI performance for various Pulse Width Modulation (PWM) schemes, this paper examines the operation of a 3L (five level line to line) T-type NPC MLI for various types of Multi-Carriers Pulse Width Modulation (MCPWM) schemes. These PWM schemes are compared in terms of their voltage profile, total harmonic distortion (THD) and conduction losses. In addition, a 3L T-type NPC MLI is also compared with the conventional NPC in terms of number of switches, clamping diodes, main diodes and capacitors. Moreover, the capacitor-balancing problem is also investigated using the Neutral Point Fluctuation (NPF) method with all of the MCPWM schemes. A 1kW 3L T-type NPC MLI is simulated in MATLAB/Simulink and implemented experimentally and its performance is tested with a 1HP induction motor. The results indicate that the 3L T-type NPC MLI has better performance than conventional NPC MLIs.

A Unified Carrier Based PWM Method In Multilevel Inverters

  • Nho Nguyen Van;Youn Myung Joong
    • Journal of Power Electronics
    • /
    • 제5권2호
    • /
    • pp.142-150
    • /
    • 2005
  • This paper presents a systematic approach to study the carrier based pulse width modulation (PWM) techniques applied to diode-clamped and cascade multilevel inverters by using multi-modulating patterns. This method is based on the description of controllable redundant parameters in the modulating signals. A unified mathematical formulation is presented for carrier based PWM methods, which obtains outputs similar to the corresponding space vector PWM. A full and separate control of the fundamental voltage, vector redundancies and phase redundancies can be obtained in the carrier based PWM. In this paper, the proposed PWM method and corresponding algorithm for generating multi-modulating signals will be formulated and demonstrated by our simulations.

출력 상전압을 이용한 멀티-캐리어 PWM 기법의 간단한 고조파 분석 방법 (The Simple Harmonic Analysis Method of the Multi-Carrier PWM Techniques by Using the Output Phase Voltage in the Multi-Level Inverter)

  • 김준성;김태진;강대욱;현동석
    • 대한전기학회논문지:전기기기및에너지변환시스템부문B
    • /
    • 제52권7호
    • /
    • pp.352-360
    • /
    • 2003
  • This paper deals with a simple method in order to analyze and compare the harmonic characteristics in the multi-level inverter. Generally, the magnitude of harmonic components becomes different according to the multi-carrier Pulse Width Modulation(PWM) techniques, the modulation index($M_i$) and the switching frequency The previous papers analyzed the harmonic characteristics from the viewpoint of the space voltage vector. Hence, the calculation of the harmonic vector becomes more difficult and complex in 4-level or over 5-level. However, the proposed method has reduced an amount of calculation and simplified the process of it, using the relationship between the reference voltage and the output phase voltage to the load neutral point. It is applied to the 5-level cascade inverter and the harmonic characteristics for each multi-carrier PWM technique are compared through the simulation.

A New Cascaded Multilevel Inverter Topology with Voltage Sources Arranged in Matrix Structure

  • Thamizharasan, S.;Baskaran, J.;Ramkumar, S.
    • Journal of Electrical Engineering and Technology
    • /
    • 제10권4호
    • /
    • pp.1552-1557
    • /
    • 2015
  • The paper unleashes a new idea to arrive at reduced switch count topological structures configured in the form of a matrix for a cascaded Multi level inverter (CMLI). The theory encircles to minimize the number of switches involved in the conduction path and there from acclaim reduced input current distortion, lower switching losses and electromagnetic interference. The focus extends to standardize the number of power devices required for reaching different levels of output voltage from the same architecture. It includes appropriate pulse width modulation (PWM) strategy to generate firing pulses and ensure the desired operation of the power modules. The investigative study carries with it MATLAB based simulation and experimental results obtained using suitable prototypes to illustrate the viability of the proposed concept. The promising nature of the performance projects a new dimension in the use of single phase MLIs for renewable energy related applications.

다중 반송파 정현 펄스폭 변조방식으로 제어되는 Cascaded H-bridge 멀티레벨 PWM 인버터의 스위칭 손실 저감을 위한 스위칭 패턴 (Switching pattern for decreasing switching loss in cascaded H-bridge multilevel PWM inverter controlled by sinusoidal pulse width modulation with multi-carrier waves)

  • 최진성;김기두;정보창;강필순
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2012년도 전력전자학술대회 논문집
    • /
    • pp.61-62
    • /
    • 2012
  • 본 논문에서는 다중 반송파 정현 펄스폭 변조방식으로 제어되는 Cascaded H-bridge 멀티레벨 PWM 인버터의 스위칭 손실 저감을 위한 스위칭 패턴을 제안한다. 부하 담당 전력이 상대적으로 큰 H-bridge 모듈의 스위치는 저주파의 기본 출력 전압 레벨을 형성하도록 동작시키며, 부하 담당 전력이 상대적으로 작은 H-bridge 모듈의 스위치는 고주파의 PWM 파형을 기본파에 가감하여 출력전압 파형이 사인파에 가까워지도록 스위칭 패턴을 형성한다. 본 논문에서는 제안된 스위칭 패턴을 PD, APOD 방식의 다중 반송파 정현 펄스폭 변조방식으로 구현하여 Cascaded H-bridge 멀티레벨 PWM 인버터에 적용시키고 실험을 통해 기존의 스위칭 패턴에 비해 스위칭 손실이 개선됨을 증명한다.

  • PDF

3-레벨 ANPC 인버터의 고장 허용 운전 시 중성점 전압 균형 제어 기법 (Neutral-Point Voltage Balancing Control Scheme for Fault-Tolerant Operation of 3-Level ANPC Inverter)

  • 이재운;김지원;박병건;노의철
    • 전력전자학회논문지
    • /
    • 제24권2호
    • /
    • pp.120-126
    • /
    • 2019
  • This study proposes a neutral voltage balance control scheme for stable fault-tolerant operation of an active neutral point clamped (ANPC) inverter using carrier-based pulse width modulation. The proposed scheme maintains the neutral voltage balance by reconfiguring the switching combination and modulating the reference output voltage in order to solve the degradation of the output characteristic in the fault tolerant operation due to the fault of the power semiconductor switch constituting the ANPC inverter. The feasibility of the proposed control scheme is confirmed by HIL experiment using RT-BOX.