• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.6
• /
• pp.114-121
• /
• 2013

BTC image compression is a simple and easy hardware implementation, is widely used in a video compression techniques required for LCD overdrive. In this paper, methods for reducing compression loss, a multi-level quantization BTC (MLQ-BTC) algorithm is proposed. The process of the MLQ-BTC algorithm is, a input image is compressed and decompressed by Quasi 8-level method and Advanced 2-level BTC method, and select the algorithm with the smallest compression loss. Simulation results show that the proposed algorithm is efficient as compared with PSNR and compression ratio of the existing BTC methods.

• Proceedings of the Korea Society for Industrial Systems Conference
• /
• 1998.10a
• /
• pp.827-834
• /
• 1998

This paper describes a multi-level simulation technique and its implementation, which accurately solve voltages and currents of circuits descreibed at mixed levels of abstractions. A metho to form a tightly coupled simulation environment is proposed and, starting from a description of a circuit, simulation set-up and analysis procedure of the multi-level simulator for a transient response are presented. Circuit and behavioral simulation techniques and their implementations composing the multi-level simulation are explained in detail. Most of the algorithms implemented in the simulation are based upon the standard simulation techniques in order to obtain the reliability and accuracy of conventinoal simulators. Simulation examples show that the multi-level simulator can analyze circuits containing highly nonlinear behavioral models without loss of accuracy provided the behavioral models are accurate enough.

• Proceedings of the KIEE Conference
• /
• 2007.04c
• /
• pp.100-102
• /
• 2007

In this paper, a modified multi-level convert for low cost high speed switched reluctance (SR) drive is proposed The proposed multi-level converter has reduced number of power switches and diodes than that of a conventional asymmetric converter for SRM, and lower voltage rating of the dump capacitor comparing with energy efficient c-dump converter. It can supply five operating modes that is boosted, DC-link, zero, negative bias and negative boosted voltage. The proposed multi-level converter has fast excitation and demagnetization modes of phase current, so dynamic response can be achieved. The proposed multi-level converter is verified by computer simulation and experimental results.

• Journal of Power Electronics
• /
• v.14 no.6
• /
• pp.1093-1099
• /
• 2014

This paper proposes a power conversion topology involving a multi-winding transformer and converters. The fundamental idea is described with circuit diagrams, and the voltage output of the proposed topology is analyzed mathematically. The effectiveness of the topology is discussed with test results from a small-scale power conversion system. When conventional hardware consisting of two-level converters and a transformer is employed, multi-level voltage outputs can be applied to the transformer windings by the proposed method.

• Proceedings of the KIPE Conference
• /
• 2006.06a
• /
• pp.75-77
• /
• 2006

본 논문에서는 PDP 구동 응용을 위한 간단한 구조의 Multi-level 유지 방전 회로를 제안한다. 제안된 회로는 기존의 Multi-level 유지 방전 회로에 비해 적은 수의 스위칭 소자로 구현할 수 있어 간단한 구조를 가진다. 또한, 기존의 Multi-level 회로와 동일한 수준의 소자 전압 및 전류 스트레스를 가지므로, 저가의 고성능의 저전압 소자를 사용할 수 있어 PDP 구동 회로의 원가 저감과 고효율 동작을 이룰 수 있을 것으로 예상한다. 제안된 회로의 동작 원리를 설명하고, 42" HD급 PDP에 실제 적용 실험을 하여 제안된 회로의 우수성을 보인다.

• Proceedings of the Computational Structural Engineering Institute Conference
• /
• 1999.10a
• /
• pp.333-342
• /
• 1999

An improved optimization algorithm for multi-objective and multi-level (MO/ML) optimum design of steel frames is proposed in this paper. In order to optimize the steel frames under seismic load, two main objective functions need to be considered for minimizing the structural weight and maximizing the strain energy. For the efficiency of the proposed method, well known multi-level optimization techniques using decomposition method that separately utilizes both system-level and element-level optimizations and an artificial constraint deletion technique are incorporated in the algorithm. And also dynamic analysis is executed to evaluate the implicit function of structural strain energy at each iteration step. To save the numerical efforts, an efficient reanalysis technique through sensitivity analysis of dynamic properties is unposed in the paper. The efficiency and robustness of the improved MOML algorithm, compared with a plain MOML algorithm, is successfully demonstrated in the numerical examples.

• Journal of Korean Institute of Industrial Engineers
• /
• v.43 no.2
• /
• pp.135-146
• /
• 2017

This paper considers redundancy optimization problems of multi-level systems and reviews existing papers which proposed various optimization models and used different algorithms in this research area. Three different mathematical models are studied: Multi-level redundancy allocation (MRAP), multiple multi-level redundancy allocation, and availability-based MRAP models. Many meta-heuristics are applied to find optimal solutions in the several optimization problems. We summarized key idea of meta-heuristics applied to the existing MARP problems. Two extended models (MRAP with interval reliability of units and an integrated optimization problem of MRAP and preventive maintenance) are studied and further research ideas are discussed.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.16 no.6
• /
• pp.163-167
• /
• 2006

Multi-level ${\mu}TESLA$ is an efficient extension to ${\mu}TESLA$ to provide an extended lifetime for long-lived sensor networks. This paper presents new constructions of multi-level ${\mu}TESLA$ with immediate authentication of key chain commitments. The proposed constructions are shown to be more efficient and robust than the previous multi-level ${\mu}TESLA$ extension.

• Journal of the Korea Institute of Military Science and Technology
• /
• v.13 no.4
• /
• pp.673-682
• /
• 2010

This paper describes and analyzes a various generation methods of the mutually orthogonal polyphase sequences with low cross-correlation peak sidelobe and low autocorrelation peak sidelobe levels. The mutual orthogonality is the key requirement of multi-static or MIMO(Multi-Input Multi-Output) radar systems which provides the good target detection and tracking performance. The polyphase sequences, which are generated by SA(Simulated Annealing) and GA(Genetic Algorithm), have been analyzed with ACF(Autocorrelation Function) PSL(Peak Sidelobe Level) and CCF(Crosscorrelation Function) level at the matched filter output. Also, the ambiguity function has been introduced and simulated for comparing Doppler properties of each sequence. We have suggested the phase selection rule for applying multi-static or MIMO systems.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• v.11B no.3
• /
• pp.112-118
• /
• 2001

In the near future, the voltage of power system for passenger vehicle will be changed to 42V from existing 14V./ Because of increasing power and voltage ratings used in the vehicle the motor drive system has high switching dv/dt and it generates electromagnetic interference (EMI) To solve these problems multi-level inverter system may be used The feature of multi-level inverter is the output voltage to be synthesized from several levels of voltage Because of this feature high switching dv/dt and EMI can be reduced in the multi-level inverter system But as the number of level is increased manufacturing cost is getting expensive and system size is getting large. Because of these disadvantages the application of multi-level inverter has been restricted only to high power drives. The method to reduce manufacturing cost and system size is to integrate circuit of multi-level inverter into a few chips But isolated power supply and signal isolation circuit using transformer or opto-coupler for drive circuit are obstacles to implement the integrated circuit (IC) In this paper a drive circuit of 4-level inverter suitable for integration to hybrid or one chip is proposed In the proposed drive circuit DC link voltage is used directly as the power source of each gate drive circuit NPN transistors and PNP transistors are used to isolate to transfer the control signals. So the proposed drive circuit needs no transformers and opto-couplers for electrical isolation of drive circuit and is constructed only using components to be implemented on a silicon wafer With th e proposed drive circuit 4- level inverter system will be possible to be implemented through integrated circuit technology Using the proposed drive circuit 4- level inverter system is constructed and the validity and characteristics of the proposed drive circuit are proved through the experiments.