• Title/Summary/Keyword: Low-power Consumption

Search Result 2,354, Processing Time 0.032 seconds

Low-Power Video Decoding on a Variable Voltage Processor for Mobile Multimedia Applications

  • Lee, Seong-Soo
    • ETRI Journal
    • /
    • v.27 no.5
    • /
    • pp.504-510
    • /
    • 2005
  • This paper proposes a novel low-power video decoding scheme. In the encoded video bitstream, there is quite a large number of non-coded blocks. When the number of the non-coded blocks in a frame is known at the start of frame decoding, the workload of the video decoding can be estimated. Consequently, the supply voltage of very large-scale integration (VLSI) circuits can be lowered, and the power consumption can be reduced. In the proposed scheme, the encoder counts the number of non-coded blocks and stores this information in the frame header of the bitstream. Simulation results show that the proposed scheme reduces the power consumption to about 1/10 to 1/20.

  • PDF

Distributed Arithmetic Adaptive Filter Structure for Low-power Digital Hearing Aid Processor Implementation (저전력 디지털 보청기 프로세서 구현을 위한 Distributed Arithmetic 적응 필터 구조)

  • 장영범;이원상;유선국
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.53 no.9
    • /
    • pp.657-662
    • /
    • 2004
  • The low-power design of the digital hearing aid is indispensable to achieve the compact portable device with long battery duration. In this paper, new low-power adaptive filter structure is proposed based on distributed arithmetic(DA). By modifying the DA technique, the proposed decimation filter structure can significantly reduce the power consumption and implementation area. Through Verilog-HDL coding, cell occupation of the proposed structure is reduced to 33.49% in comparison with that of the conventional multiplier structure. Since Verilog-HDL simulation processing time of the two structures are same, it is assumed that the power consumption or implementation area is proportional to the cell occupation in the simulation.

Design and Performance Evaluation of OFDM-Based Low Power Communication System (OFDM 기반 저전력 통신 시스템 설계와 성능 평가)

  • Choi, Jae-Hoon;Ryu, Heung-Gyoon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.10
    • /
    • pp.951-959
    • /
    • 2011
  • The low power consumption modulation is required for short range communication. In this paper, we analyze performance of low power consumption modulation scheme such as PSPM, PSSK and QAPM using OFDM transmission in AWGN channel. A PSPM, PSSK and QAPM modulation scheme are decrease in bandwidth efficiency but improved power efficiency than existing PSK and QAM. These modulation schemes can achieve power efficiency because every symbol of modulations has a zero-envelope period like PPM techniques. The OFDM system is high bandwidth efficiency than single carrier system. In this paper, we are propose the frequency domain mapping method for OFDM transmission using low power consumption modulation method. Also, we compare low power OFDM communication system regard to BER performance, throughput and PAPR.

A New Design of Memory-in-Pixel with Modified S-R Flip-Flop for Low Power LCD Panel (저전력 LCD 패널을 위한 수정된 S-R 플립플롭을 가진 새로운 메모리-인-픽셀 설계)

  • Ryu, Jee-Youl;Noh, Seok-Ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2008.10a
    • /
    • pp.600-603
    • /
    • 2008
  • In this paper, a new circuit design named memory-in-pixel for low power consumption of the liquid crystal display (LCD) is presented. Since each pixel has a memory, it is able to express 8 color grades using the data saved in the memory without the operation of the gate and source driver ICs so that it can reduce the power consumption of the LCD panel. A memory circuit consists of modified S-R flip-flop (NAND-type) implemented in the pixel, which can supply AC bias for operating the liquid crystal (LC) with the interlocking clocks (CLK_A and CLK_B). This circuit is more complex than the inverter-type memory circuit, but it has lower power consumption of approximately 50% than the circuit. We have investigated the power consumption both NAND and inverter-type memory circuit using a Smart SPICE for the resolution of $96{\times}128$. The estimated power consumption of the inverter-type memory was about 0.037mW. On the other hand, the NAND-type memory showed power consumption of about 0.007mW.

  • PDF

Methane sensing characteristics and power consumption of MEMS gas sensor based on ZnO nanowhiskers (ZnO 나노휘스커 소재를 이용한 MEMS가스센서의 소비전력과 메탄 감응 특성 연구)

  • Moon, Hyung-Shin;Park, Sung-Hyun;Kim, Sung-Eun;Yu, Yun-Sik
    • Journal of Sensor Science and Technology
    • /
    • v.19 no.6
    • /
    • pp.462-468
    • /
    • 2010
  • A low power gas sensor with microheater was fabricated by MEMS technology. In order to heat up the gas sensing material to a operating temperature, a platinum(Pt) micro heater was built on to the micromachined Si substrate. The width and gap of microheater were $20\;{\mu}m$ and $4.5\;{\mu}m$, respectively. ZnO nanowhisker arrays were fabricated on a sensor device by hydrothermal method. The sensor device was deposited with ZnO seeds using PLD systems. A 200 ml aqueous solution of 0.1 mol zinc nitrate hexahydrate, 0.1 mol hexamethylenetetramine, and 0.02 mol polyethylenimine was used for growthing ZnO nanowhiskers. The power consumption to heat up the gas sensor to a operating temperature was measured and temperature distribution of sensor was analyzed by a Infrared Thermal Camera. The optimum temperature for highest sensitivity was found to be $250^{\circ}C$ although relatively high(64 %) sensitivity was obtained even at as low as $150^{\circ}C$. The power consumption was 72 mW at $250^{\circ}C$ and was only 25 mW at $150^{\circ}C$.

Human Visual System-Aware Optimal Power-Saving Color Transformation for Mobile OLED Devices (모바일 OLED 디스플레이를 위한 인간 시각 만족의 최적 전력 절감 색 변환)

  • Lee, Jae-Hyeok;Kim, Eun-Sil;Kim, Young-Jin
    • Journal of KIISE
    • /
    • v.43 no.1
    • /
    • pp.126-134
    • /
    • 2016
  • Due to the merits of OLED displays such as fast responsiveness, wide view angle, and power efficiency, their use has increased. However, despite the power efficiency of OLED displays, the portion of their power consumption among the total power consumption is still high since user interaction-based applications such as instant messaging, video play, and games are frequently used. Their power consumption varies significantly depending on the display contents and thus color transformation is one of the low-power techniques used in OLED displays. Prior low-power color transformation techniques have not been rigorously studied in terms of satisfaction of the human visual system, and have not considered optimal visual satisfaction and power consumption at the same time in relation to color transformation. In this paper, we propose a novel low-power color transformation technique which strictly considers human visual system-awareness as well as optimization of both visual satisfaction and power consumption in a balanced way. Experimental results show that the proposed technique achieves better human visual satisfaction in terms of visuality and also shows on average 13.4% and 22.4% improvement over a prior one in terms of power saving.

Design of the Low-Power Continuous-Time Sigma-Delta Modulator for Wideband Applications (광대역 시스템을 위한 저전력 시그마-델타 변조기)

  • Kim, Kunmo;Park, Chang-Joon;Lee, Sanghun;Kim, Sangkil;Kim, Jusung
    • Journal of IKEEE
    • /
    • v.21 no.4
    • /
    • pp.331-337
    • /
    • 2017
  • In this paper, we present the design of a 20MHz bandwidth 3rd-order continuous-time low-pass sigma-delta modulator with low-noise and low-power consumption. The bandwidth of the system is sufficient to accommodate LTE and other wireless network standards. The 3rd-order low-pass filter with feed-forward architecture achieves the low-power consumption as well as the low complexity. The system uses 3bit flash quantizer to provide fast data conversion. The current-steering DAC achieves low-power and improved sensitivity without additional circuitries. Cross-coupled transistors are adopted to reduce the current glitches. The proposed system achieves a peak SNDR of 65.9dB with 20MHz bandwidth and power consumption of 32.65mW. The in-band IM3 is simulated to be 69dBc with 600mVp-p two tone input tones. The circuit is designed in a 0.18-um CMOS technology and is driven by 500MHz sampling rate signal.

A Low-Power Level Shifter Using Low Temperature Poly-Si TFTs (저온 Poly-Si TFT를 이용한 저소비전력 레벨 쉬프터)

  • Ahn, Jeong-Keun;Choi, Byong-Deok;Kwon, Oh-Kyong
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.747-750
    • /
    • 2005
  • In this paper, we propose a new level shifter circuit for reducing power consumption. The concept of the proposed level shifter is to use capacitive coupling effect to reduce short circuit current. The power consumption of the proposed level shifter is reduced up to 50%, compared to the conventional level shifter. Especially the proposed level shifter circuit works well with low temperature poly-Si (LTPS) TFTs. It can operate on low input voltage even with low-mobility, high and widely-varying threshold voltage of LTPS TFT.

  • PDF

Low-Delay, Low-Power, and Real-Time Audio Remote Transmission System over Wi-Fi

  • Hong, Jinwoo;Yoo, Jeongju;Hong, Jeongkyu
    • Journal of information and communication convergence engineering
    • /
    • v.18 no.2
    • /
    • pp.115-122
    • /
    • 2020
  • Audiovisual (AV) facilities such as TVs and signage are installed in various public places. However, audio cannot be used to prevent noise and interference from individuals, which results in a loss of concentration and understanding of AV content. To address this problem, a total technique for remotely listening to audio from audiovisual facilities with clean sound quality while maintaining video and lip-syncing through personal smart mobile devices is proposed in this paper. Through the experimental results, the proposed scheme has been verified to reduce system power consumption by 8% to 16% and provide real-time processing with a low latency of 120 ms. The system described in this paper will contribute to the activation of audio telehearing services as it is possible to provide audio remote services in various places, such as express buses, trains, wide-area and intercity buses, public waiting rooms, and various application services.

Current-Controlled Driving Method for AC PDP and Experimental Characterization

  • Kim, Joon-Yub;Lim, Jong-Sik
    • KIEE International Transactions on Electrophysics and Applications
    • /
    • v.2C no.5
    • /
    • pp.253-257
    • /
    • 2002
  • A new Current-Controlled Driving Method that can drive AC PDPs with low voltage and high luminous efficiency for the sustaining period is presented. In this driving method, the voltage source is connected to a storage capacitor and the stored voltage is delivered to the panel through LC resonance. Thus, this driving method can drive the panel with a voltage source as low as about half of the voltage necessary in the conventional driving methods. The discharge current flowing into the AC PDP is limited in this method. Thus, the power consumption for the discharge is reduced and the discharge input power to output luminance efficiency is improved. Experimental results using this driving method showed that we could drive an AC PDP with a voltage source as low as 146V and that high luminous efficiency of 1.33 1m/W can be achieved.