• 인터넷정보학회논문지
• /
• 제21권2호
• /
• pp.9-18
• /
• 2020

영상 처리 기법을 이용한 영상 인식 분야는 버스 승차 및 하차 시에 승객을 움직이는 객체로 검출하고 개수하는 방법이 연구되고 있다. 이러한 기술 중에는 인공지능 기법의 하나인 딥러닝 기법이 사용되고 있다. 또 다른 방법으로 스테레오 비전 카메라를 이용하여 객체를 검출하는 방법도 사용되고 있다. 그러나 이러한 방법들은 객체를 검출할 때 사용되는 장비의 연산량이 많이 들어 고가의 하드웨어 장비가 필요하다. 그러나 대중교통 중 하나인 버스 승객을 검출하기 위해 상대적으로 연산량이 적은 기법을 이용하여 다양한 장비에 맞는 영상 처리 기술이 필요하다. 이에 본 논문에서는 다양한 장비에 맞는 이동 객체 검출 기법 중 배경 제거를 통한 객체의 윤곽선을 검출하여 대중교통 중의 하나인 버스에 탑승객의 수를 효율적으로 획득 할 수 있는 기법을 제안한다. 실험 결과 스테레오 비전을 장착한 장비보다 더 저사양의 장비에서 약 70%의 정확도로 승객을 개수하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1995년도 추계학술대회 논문집 학회본부
• /
• pp.120-124
• /
• 1995

TCSC can not only increase power flow but also damp low frequency oscillation by controlling firing angles of thyristors. But, a model considering voltage, current firing angles is not derived. This paper used a small signal model considirng these variables which was derived in paper [1]. TCSC model is combined with swing equation. Being related to rotor angles and firing angles of thyristors, current and synchronizing torque coefficient is reformulated. Because firing angles of thyristors can be controlled only twice within one period, swing equation is transformed to discrete time model. It is shown that low frequency oscillation can be damped by controlling firing angles in one machine infinite bus power system.

• Journal of Power Electronics
• /
• 제16권4호
• /
• pp.1306-1315
• /
• 2016

Modern power systems driven by high-power converters have become inevitable in view of the ever increasing demand for electric power. The total power loss can be reduced by limiting the switching losses in such power converters; increased power efficiency can thus be achieved. A reduced switching frequency that is less than a few hundreds of hertz is applied to power converters that produce output waveforms with high distortion. Selective harmonic elimination pulse width modulation (SHEPWM) is an optimized low switching frequency pulse width modulation method that is based on offline estimation. This method can pre-program the harmonic profile of the output waveform over a range of modulation indices to eliminate low-order harmonics. In this paper, a SHEPWM scheme for three-phase three-leg neutral point clamped inverter is proposed. Aside from eliminating the selected harmonics, the DC capacitor voltages at the DC bus are also balanced because of the symmetrical pulse pattern over a quarter cycle of the period. The technique utilized in the estimation of switching angles involves the firefly algorithm (FA). Compared with other techniques, FA is more robust and entails less computation time. Simulation in the MATLAB/SIMULINK environment and experimental verification in the very large scale integration platform with Spartan 6A DSP are performed to prove the validity of the proposed technique.

• Journal of Electrical Engineering and Technology
• /
• 제8권3호
• /
• pp.428-435
• /
• 2013

Flexible AC Transmission System (FACTS) application study on enhancing the flexibility of AC power system has continued to make progress. A thyristor-controlled series capacitor (TCSC) is a useful FACTS device that can control the power flow by adjusting line impedances and minimize the loss of power flow and voltage drop in a transmission system by adjusting line impedances. Reduced power flow loss leads to increased loadability, low system loss, and improved stability of the power system. This study proposes the optimal location and compensation rate method for TCSCs, by considering both the power system loss and voltage drop of transmission systems. The proposed method applies a multi-objective function consisting of a minimizing function for power flow loss and voltage drop. The effectiveness of the proposed method is demonstrated using IEEE 14- and a 30-bus system.

• 한국생산제조학회지
• /
• 제24권5호
• /
• pp.541-547
• /
• 2015

In this study, the performance of a low-floor midsize bus under development is predicted through simulations. To predict the vehicle's acceleration, maximum speed, and uphill driving performance, a forward simulator which calculates the vehicle power is developed. Also we verify the forward simulator by comparing simulations and test result for benchmarking vehicle. To predict the fuel consumption, we use a backward simulator for a specified road cycle. However, to predict the fuel consumption using the backward simulation the engine fuel-consumption map is needed. The engine fuel-consumption map extracting data from a similar sized diesel engine is used by re-scaling the maximum torque. As a result, we simulate the vehicle's forward performance with a new engine. Further, we simulated the backward performance to optimize the fuel efficiency and gearshift timing.

• Journal of Power Electronics
• /
• 제11권5호
• /
• pp.734-742
• /
• 2011

In this paper a robust method is presented for the combined design of STATCOM and Power System Stabilizer (PSS) controllers in order to enhance the damping of the low frequency oscillations in power systems. The combined design problems among PSS and STATCOM internal ac and dc voltage controllers has been taken into consideration. The equations that describe the proposed system have been linearized and a Fuzzy Logic Controller (FLC) has been designed for the PSS. Then, the Particle Swarm Optimization technique (PSO) which has a strong ability to find the most optimistic results is employed to search for the optimal STATCOM controller parameters. The proposed controllers are evaluated on a single machine infinite bus power system with the STATCOM installed in the midpoint of the transmission line. The results analysis reveals that the combined design has an excellent capability in damping a power system's low frequency oscillations, and that it greatly enhances the dynamic stability of power systems. Moreover, a system performance analysis under different operating conditions and some performance indices studies show the effectiveness of the combined design.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1999년도 추계학술대회 논문집 전문대학교육위원 P
• /
• pp.52-55
• /
• 1999

In recent years, much attention has been paid to the voltage collapse phenomena. There has been reported many cases about the voltage collapse in many countries. These voltage collapse phenomena are known as the event that can occur due to reactive power deficits. This paper proposes an efficient method that can pursue the reactive power loss changes and gives the simple voltage collapse proximity indicator(VCPI) based on the reactive power loss sensitivities using optimal techniques. By comparing reactive power loss sensitivity with active power loss sensitivity, it is also proved that VCPI based on reactive power loss sensitivities is more effective. The developed VCPI is derived from the Jacobian matrix of Load Flow and the computational burden is very low and on-line implementation is possible. The proposed method is applied to a IEEE-14 bus test system and reliable and promising results are obtained.

• Journal of Electrical Engineering and Technology
• /
• 제13권1호
• /
• pp.333-344
• /
• 2018

This proposed paper aims for the high efficiency contactless power transfer in household dc power distribution. A 300 W five-level diode clamped multi-level converter with 300 Vdc input dc link bus is employed for the power transferring task and the output voltage range is controlled at 48 Vdc. The inner and outer solenoid coils are used for inductive power transfer (IPT) transformer with the 200 kHz switching frequency for designed power density. Therefore, to achieve the converter efficiency above 95%, the LLC series resonant with fundamental harmonic analysis (FHA) and the calculated switching angles are used as an optimized tool for designing the system resonant tank. The validations of this approached topology are illustrated in both MATLAB/Simulink simulation and implementation.

• Journal of Electrical Engineering and Technology
• /
• 제2권1호
• /
• pp.89-97
• /
• 2007

This paper presents a new circuit topology of active edge resonant snubbers assisted half-bridge soft switching PWM inverter type DC-DC high power converter for DC bus feeding power plants. The proposed DC-DC power converter is composed of a typical voltage source-fed half-bridge high frequency PWM inverter with a high frequency planar transformer link in addition to input DC busline side power semiconductor switching devices for PWM control scheme and parallel capacitive lossless snubbers. The operating principle of the new DC-DC converter treated here is described by using switching mode equivalent circuits, together with its unique features. All the active power switches in the half-bridge arms and input DC buslines can achieve ZCS turn-on and ZVS turn-off commutation transitions. The total turn-off switching losses of the power switches can be significantly reduced. As a result, a high switching frequency IGBTs can be actually selected in the frequency range of 60 kHz under the principle of soft switching. The performance evaluations of the experimental setup are illustrated practically. The effectiveness of this new converter topology is proved for such low voltage and large current DC-DC power supplies as DC bus feeding from a practical point of view.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2004년도 ICEIC The International Conference on Electronics Informations and Communications
• /
• pp.204-208
• /
• 2004

Embedded business will be expanded market more and more since customers seek more wearable and ubiquitous systems. Cellular telephones, PDAs, notebooks and portable multimedia devices could bring higher microprocessor revenues and more rewarding improvements in performance and functions. Increasing battery capacity is still creeping along the roadmap. Until a small practical fuel cell becomes available, microprocessor developers must come up with power-reduction methods. According to MPR 2003, the instruction and data caches of ARM920T processor consume $44\%$ of total processor power. The rest of it is split into the power consumptions of the integer core, memory management units, bus interface unit and other essential CPU circuitry. And the relationships among CPU, peripherals and caches may change in the future. The processor working on higher operating frequency will exact larger cache RAM and consume more energy. In this paper, we propose advanced low power trace cache which caches traces of the dynamic instruction stream, and reduces cache access times. And we evaluate the performance of the trace cache and estimate the power of the trace cache, which is compared with conventional cache.