• Title/Summary/Keyword: Low-complexity design

Search Result 347, Processing Time 0.024 seconds

Design of Lightweight Artificial Intelligence System for Multimodal Signal Processing (멀티모달 신호처리를 위한 경량 인공지능 시스템 설계)

  • Kim, Byung-Soo;Lee, Jea-Hack;Hwang, Tae-Ho;Kim, Dong-Sun
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.13 no.5
    • /
    • pp.1037-1042
    • /
    • 2018
  • The neuromorphic technology has been researched for decades, which learns and processes the information by imitating the human brain. The hardware implementations of neuromorphic systems are configured with highly parallel processing structures and a number of simple computational units. It can achieve high processing speed, low power consumption, and low hardware complexity. Recently, the interests of the neuromorphic technology for low power and small embedded systems have been increasing rapidly. To implement low-complexity hardware, it is necessary to reduce input data dimension without accuracy loss. This paper proposed a low-complexity artificial intelligent engine which consists of parallel neuron engines and a feature extractor. A artificial intelligent engine has a number of neuron engines and its controller to process multimodal sensor data. We verified the performance of the proposed neuron engine including the designed artificial intelligent engines, the feature extractor, and a Micro Controller Unit(MCU).

Design of Low-Latency Architecture for AB2 Multiplication over Finite Fields GF(2m) (유한체 GF(2m)상의 낮은 지연시간의 AB2 곱셈 구조 설계)

  • Kim, Kee-Won;Lee, Won-Jin;Kim, HyunSung
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.7 no.2
    • /
    • pp.79-84
    • /
    • 2012
  • Efficient arithmetic design is essential to implement error correcting codes and cryptographic applications over finite fields. This article presents an efficient $AB^2$ multiplier in GF($2^m$) using a polynomial representation. The proposed multiplier produces the result in m clock cycles with a propagation delay of two AND gates and two XOR gates using O($2^m$) area-time complexity. The proposed multiplier is highly modular, and consists of regular blocks of AND and XOR logic gates. Especially, exponentiation, inversion, and division are more efficiently implemented by applying $AB^2$ multiplication repeatedly rather than AB multiplication. As compared to related works, the proposed multiplier has lower area-time complexity, computational delay, and execution time and is well suited to VLSI implementation.

A Quantitative Analysis of the Cyclomatic Complexity of the Web Software (웹 소프트웨어의 순환복잡도에 대한 정량적 분석)

  • Kim, JeeHyun
    • Journal of the Korea Society of Computer and Information
    • /
    • v.19 no.2
    • /
    • pp.183-191
    • /
    • 2014
  • In this study Cyclomatic Complexity of Web Software has been analyzed quantitatively by correlation between complexity and Number of Classes(NOC), and Number of Methods(NOM) which are object oriented programming measures. Based on the frequency distribution of complexity, NOC and NOM of software at the Web environment, correlation between complexity threshold and NOC threshold, and NOM threshold has been measured and more than 4,000 ASP files of 10 Web real projects have been used as the sample. The empirical result shows that NOC threshold is 21, NOM threshold is 40 and complexity threshold is 68 as high value, and 8 projects among of 10 except 2 projects with especially high frequency distribution shows that NOC threshold is 12, NOM threshold is 21 and complexity threshold is 52 with relatively low value, so correlation has been found out as exists. And also 8 projects with low threshold of complexity, NOC and NOM were internal management software, and the other 2 projects were external sales service software, Number of Classes and Number of Methods can be defined at the design stage according to business properties, and also the complexity can be estimated in order to improve the software quality.

High efficient 3D vision system using simplification of stereo image rectification structure (스테레오 영상 교정 구조의 간략화를 이용한 고효율 3D 비젼시스템)

  • Kim, Sang Hyun
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.12 no.6
    • /
    • pp.605-611
    • /
    • 2019
  • 3D Vision system has many applications recently but popularization have many problems that need to be overcome. Volumetric display may process a amount of visual data and design the high efficient vision system for display. In case of stereo system for volumetric display, disparity vectors from the stereoscopic sequences and residual images with the reference images has been transmitted, and the reconstructed stereoscopic sequences have been displayed at the receiver. So central issue for the design of efficient volumetric vision system lies in selecting an appropriate stereo matching and robust vision system. In this paper, we propose high efficient vision system with the reduction of rectification error which can perform the 3D data extraction efficiently with low computational complexity. In experimental results with proposed vision system, the proposed method can perform the 3D data extraction efficiently with reducing rectification error and low computational complexity.

Development of Optimal Sizing Software for CAES (CAES를 위한 최적 사이징 소프트웨어 개발)

  • Choi, Kyung-Hyun;Yang, Kyung-Bu;Kim, Dong-Soo
    • Proceedings of the KSME Conference
    • /
    • 2008.11a
    • /
    • pp.1236-1239
    • /
    • 2008
  • Through the optimization design of the pneumatic components it leads the energy efficiency increasement and resources saving. Also it effects on the high speed operation, low speed operation, low weight, and complexity of pneumatic systems. In this paper the development of the software will be described based on Object-Oriented technology, which will provide function for development of pneumatic system without any deep knowledge about pneumatic system.

  • PDF

The Influence of a New Product's Innovative Attributes and Planned Obsolescence on Consumer Purchase Intention (신제품의 혁신 속성과 계획적 진부화가 소비자의 구매의도에 미치는 영향)

  • Park, Chul-Ju
    • Journal of Distribution Science
    • /
    • v.13 no.8
    • /
    • pp.81-90
    • /
    • 2015
  • Purpose - To vitalize a market or develop a new one, companies frequently release new products into the market, often by shortening the time to market, called the release period. This research aims to investigate the purchase intention behavior of consumers in terms of buying new products at the time of product release based on the release speed. Research Design, Data, and Methodology - The research reviews the influence of relative advantage, complexity, and compatibility among innovative attributes of new products, as proposed by Rogers. Moreover, it examines the moderating effect of the innovative new product attributes in terms of speed of obsolescence of old products and how that influences consumer purchase behavior. Additionally, this study tests the research hypotheses using empirical analysis. Results - The analysis demonstrated that the relative predominance (H1) and suitability (H3) of new products had a statistically significant positive influence on new product purchase intention. However, the complexity (H2) of new products had a statistically significant positive influence on new product purchase intention in contrast to its predicted sign (-). The results of the moderating effect of the old product use period were as follows. H4-1 was not supported since the difference between the path coefficients of the group with the low level old product use period and the group with the high level, represented by the relationship of relative predominance and new product purchase intention, was not statistically significant. H5-1 was also not supported since the difference between the path coefficients of the group with the low level of old product use period and the group with the high level, represented by the relationship of complexity and new product purchase intention, was not statistically significant. However, H4-2 was supported since the difference between the path coefficients of the group with the low level of old product use frequency and the group with the high level, represented by the relationship of relative advantage and new product purchase intention was statistically significant. H5-2 was not supported since the difference between the path coefficients of the group with the low level of old product use frequency and the group with the high level, represented by the relationship of complexity and new product purchase intention, was not statistically significant. H6-2 was also not supported since the difference between the path coefficients of the group with the low level of old product use frequency and the group with the high level, represented by the relationship of compatibility and new product purchase intention, was not statistically significant. Conclusion - According to the results, only H4-2 among the hypotheses on the moderating effect of the old product use period and use frequency was statistically significant. Future research should focus on carrying out a detailed review of the hypothesis on the moderating effect of the old product usage period and frequency, find the cause, and connect this to potential new research.

Design of Low-Complexity 128-Bit AES-CCM* IP for IEEE 802.15.4-Compatible WPAN Devices (IEEE 802.15.4 호환 WPAN 기기를 위한 낮은 복잡도를 갖는128-bit AES-CCM* IP 설계)

  • Choi, Injun;Lee, Jong-Yeol;Kim, Ji-Hoon
    • Journal of IKEEE
    • /
    • v.19 no.1
    • /
    • pp.45-51
    • /
    • 2015
  • Recently, as WPAN (Wireless Personal Area Network) becomes the necessary feature in IoT (Internet of Things) devices, the importance of data security also hugely increases. In this paper, we present the low-complexity 128-bit AES-$CCM^*$ hardware IP for IEEE 802.15.4 standard. For low-cost and low-power implementation which is essentially required in IoT devices, we propose two optimization methods. First, the folded AES(Advanced Encryption Standard) processing core with 8-bit datapath is presented where composite field arithmetic is adopted for reduced hardware complexity. In addition, to support $CCM^*$ mode defined in IEEE 802.15.4, we propose the mode-toggling architecture which requires less hardware resources and processing time. With the proposed methods, the gate count of the proposed AES-$CCM^*$ IP can be lowered up to 57% compared to the conventional architecture.

Beamspace MIMO System Using ESPAR Antenna with single RF chain (단일 RF chain을 갖는 전자 빔 조향 기생 배열 안테나를 사용한 빔 공간 MIMO 시스템)

  • An, Changyoung;Lee, Seung Hwan;Ryu, Heung-Gyoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38A no.10
    • /
    • pp.885-892
    • /
    • 2013
  • The main advantage of ESPAR antenna is that ESPAR antenna requires only a single RF chain for reduction of transceiver's hardware complexity, as compared to conventional MIMO system. In conventional MIMO system, each data symbol is mapped to each antenna. But, each data symbol is mapped to each orthogonal basis pattern in ESPAR antenna system. In this paper, we design beamspace MIMO system using ESPAR antenna with single RF chain for MIMO system of low-complexity and low power consumption. And then, we analyze performance of beamspace MIMO according to each PSK modulation. Performance of beamspace MIMO system is similar to performance of conventional MIMO system. As a result of analyzing the performance of beamspace MIMO system using higher-order PSK modulation. we can confirm that performance characteristic of beamspace MIMO system with low complexity and low power consumption is similar to digital communication of signal domain.

Parameter Optimization of SOVA for the 3GPP complied Turbo code (3GPP 규격의 터보 복호기구현을 위한 SOVA 파라미터 최적화)

  • 김주민;고태환;정덕진
    • Proceedings of the IEEK Conference
    • /
    • 2000.11a
    • /
    • pp.157-160
    • /
    • 2000
  • In order to design a low complexity and high performance SOVA decoder for Turbo Codes, we need to analyze the decoding performance with respect to several important design parameters and find out optimal values for them. Thus, we use a scaling factor of soft output and a update depth as the parameters and analyze their effect on the BER performance of the SOVA decoder. finally, we shows the optimal values of them for maximum decoding performance of SOVA decoder for 3GPP complied Turbo codes.

  • PDF