• Title/Summary/Keyword: Low ripple

Search Result 527, Processing Time 0.027 seconds

Design and Analysis of 20 W Class LED Converter Considering Its Control Method (제어 방식에 따른 20 W급 LED Converter 설계 및 분석)

  • Jeong, Young-Gi;Kim, Sung-Hyun;Park, Dae-Hee
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.25 no.1
    • /
    • pp.53-57
    • /
    • 2012
  • In this paper, by designing 20 W class driving circuit for driving high-power LED (Light Emitting Diode), we are going to comparatively carry out the analysis of characteristics for power circuit according to each design method. In this case, 200 V 60 Hz was performed as input data. The electrical characteristics such as voltage, current and ripple are checked for constant current circuit and constant voltage circuit in the LED module. In addition, as the ripple has an influence on illumination of LED light, low temperature working (-20 [$^{\circ}C$]) and high temperature working(80 [$^{\circ}C$]) are measured to make sure the ripple characteristics in accordance with temperature. In low temperature operation -20 [$^{\circ}C$] measurements, both constant current circuit and constant-voltage circuit were less impacted on input fluctuation, whereas in the high temperature operation 80 [$^{\circ}C$], current voltage in constant voltage circuit was surge after 430 [hour]. Voltage current ripple of constant current circuit was much less than constant voltage circuit, therefore we can show that constant current circuit is more stable.

Modified Single-Phase SRM Drive for Low Torque Ripple and Power Factor Improvement (저토크리플 및 역률개선을 위한 수정된 단상 SRM 구동시스템)

  • An, Young-Joo
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.31 no.8
    • /
    • pp.975-982
    • /
    • 2007
  • The single-phase switched reluctance motor(SRM) drive requires DC source which is generally supplied through a rectifier connected with a commercial source. The rectifier is consist of a diode full bridge and a filter circuit. Usually the filter circuit uses capacitor with large value capacitance to reduce ripple component of DC power. Although the peak torque ripple of SRM is small, the short charge and discharge current of the filter capacitor draws the low power factor and system efficiency. A modified single phase SRM drive system is presented in this paper, which includes drive circuit realizing reduction of torque ripple and improvement of power factor. In the proposed drive circuit, one switching part and diode which can separate the output of AC/DC rectifier from the filter capacitor is added. Also, a upper switch of drive circuit is exchanged a diode in order to reduce power switching device. Therefore the number of power switch device is not changed, two diodes are only added in the SRM drive. To verify the proposed system, some simulation and experimental results are presented.

Development of Speed Estimation Algorithm for Low-effecting of T.G Ripple by Using Generalized Observation Technique (일반화 관측기법을 이용한 T.G 리플의 영향력 감소를 위한 속도추정 알고리즘)

  • Kim, H.S.;Lee, C.H.;Kim, S.B.
    • Journal of Power System Engineering
    • /
    • v.3 no.1
    • /
    • pp.55-59
    • /
    • 1999
  • Generally, T.G(Tacho-generator, Tachometer) sensor is used widely for sensing the angular velocity in rotary machine. By limitation of T.G sensor's structure, the sensed angular velocity include a periodic noise, and the noise is called "ripple" as an electrical term. To reduce the effecting of the ripple, many kinds of filters are designed and installed, but there is necessary a trade off between response time and adapted frequency band. In this paper, we propose a generalized observer to estimate an angular velocity from the output signal of T.G sensor. The generalized observer is proposed firstly for continue systems, and it is applied to DC servo motor with T.G sensor. For simulation, we measure T.G signals at 60, 400, 570 rpm respectively, and analysis those to obtain the resonance frequency of ripple by FFT method. To verify the effectiveness of the proposed algorithm, we compare the results with those of a RC low frequency band filter.

  • PDF

A DC Ripple Voltage Suppression Scheme by Harmonic Injection in Three Phase Buck Diode Rectifiers with Unity Power Factor (단위 역률을 갖는 3상 강압형 다이오드 정류기에서 고조파 주입에 의한 DC 리플전압 저감 기법)

  • 고종진
    • Proceedings of the KIPE Conference
    • /
    • 2000.07a
    • /
    • pp.305-308
    • /
    • 2000
  • A technique to suppress the low frequency ripple voltage of the DC output in three phase buck diode rectifiers is presented in this paper. The proposed pulse frequency modulation methods and duty ratio modulation methods are employed to regulate the output voltage of the buck diode rectifiers and guarantee zero-current -switching(ZCS) of the switch over the wide load range The proposed control methods used in this paper provide generally good performance such as low THD of the input line current and unity power factor. IN addition control methods can be effectively used to suppress the low frequency ripple voltage appeared in the dc output voltage. The harmonic injection technique illustrates its validity and effectiveness through the simulations.

  • PDF

High Power Factor Low Torque Ripple Drive Scheme of Single-Phase SRM based on Mathematical Model (수학적 모델을 기반으로 한 단상 SRM의 고역률 저토크리플 구동방식)

  • Liang, Jianing;Kim, Tae-Hyoung;Lee, Dong-Hee;Ahn, Jin-Woo
    • Proceedings of the KIEE Conference
    • /
    • 2007.04c
    • /
    • pp.103-106
    • /
    • 2007
  • This paper presents single-phase SRM drive system with single-stage high power factor and low torque ripple. Single-phase SRM has simple mechanical and electrical structure, robust and high speed operation characteristic. But conventional SRM drive with diode bridge rectifier and filter capacitor has a low power factor because of short charge time of capacitor. Therefore, this paper presents a novel single-phase SRM drive with single-stage structure circuit, which can improve the power factor and reduce peak torque ripple. A novel switching topology is presented base on mathematical analysis. The novel drive method is verified by simulations and experiments.

  • PDF

3-Level Boost Converter Having Lower Inductor for Interleaving Operation (인터리빙 동작을 위한 하단 인덕터를 갖는 3-Level Boost Converter)

  • Lee, Kang-Mun;Baek, Seung-Woo;Kim, Hag-Wone;Cho, Kwan-Yuhl;Kang, Jeong-Won
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.26 no.2
    • /
    • pp.96-105
    • /
    • 2021
  • Large-scale power converters consist of series or parallel module combinations. In these modular converter systems, the interleaving technique can be applied to improve capacitor reliability by reducing the ripple of the I/O current in which each module operates as a phase difference. However, when applying the interleaving technique for conventional three-level boost converters, the short-circuit period of the converter can be an obstacle. Such problem is caused by the absence of a low-level inductor of the conventional three-level boost converter. To solve this problem, a three-level boost converter with a low-level inductor is proposed and analyzed to enable interleaved operation. In the proposed circuit, the current ripple of the output capacitor depends on the neutral point connections between the modules. In this study, the ripple current is analyzed by the neutral point connections of the three-level boost converter that has a low-level inductor, and the effectiveness of the proposed circuit is proven by simulation and experiment.

Output Noise Reduction Technique Based on Frequency Hopping in a DC-DC Converter for BLE Applications

  • Park, Ju-Hyun;Kim, Sung Jin;Lee, Joo Young;Park, Sang Hyeon;Lee, Ju Ri;Kim, Sang Yun;Kim, Hong Jin;Lee, Kang-Yoon
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.4 no.5
    • /
    • pp.371-378
    • /
    • 2015
  • In this paper, a different type of pulse width modulation (PWM) control scheme for a buck converter is introduced. The proposed buck converter uses PWM with frequency hopping and a low quiescent.current low dropout (LDO) voltage regulator with a power supply rejection ratio enhancer to reduce high spurs, harmonics and output voltage ripples. The low quiescent.current LDO voltage regulator is not described in this paper. A three-bit binary-to-thermometer decoder scheme and voltage ripple controller (VRC) is implemented to achieve low voltage ripple less than 3mV to increase the efficiency of the buck converter. An internal clock that is synchronized to the internal switching frequency is used to set the hopping rate. A center frequency of 2.5MHz was chosen because of the bluetooth low energy (BLE) application. This proposed DC-DC buck converter is available for low-current noise-sensitive loads such as BLE and radio frequency loads in portable communications devices. Thus, a high-efficiency and low-voltage ripple is required. This results in a less than 2% drop in the regulator's efficiency, and a less than 3mV voltage ripple, with -26 dBm peak spur reduction operating in the buck converter.

Double Boost Power-Decoupling Topology Suitable for Low-Voltage Photovoltaic Residential Applications Using Sliding-Mode Impedance-Shaping Controller

  • Tawfik, Mohamed Atef;Ahmed, Ashraf;Park, Joung-Hu
    • Journal of Power Electronics
    • /
    • v.19 no.4
    • /
    • pp.881-893
    • /
    • 2019
  • This paper proposes a practical sliding-mode controller design for shaping the impedances of cascaded boost-converter power decoupling circuits for reducing the second order harmonic ripple in photovoltaic (PV) current. The cascaded double-boost converter, when used as power decoupling circuit, has some advantages in terms of a high step-up voltage-ratio, a small number of switches and a better efficiency when compared to conventional topologies. From these features, it can be seen that this topology is suitable for residential (PV) rooftop systems. However, a robust controller design capable of rejecting double frequency inverter ripple from passing to the (PV) source is a challenge. The design constraints are related to the principle of the impedance-shaping technique to maximize the output impedance of the input-side boost converter, to block the double frequency PV current ripple component, and to prevent it from passing to the source without degrading the system dynamic responses. The design has a small recovery time in the presence of transients with a low overshoot or undershoot. Moreover, the proposed controller ensures that the ripple component swings freely within a voltage-gap between the (PV) and the DC-link voltages by the small capacitance of the auxiliary DC-link for electrolytic-capacitor elimination. The second boost controls the main DC-link voltage tightly within a satisfactory ripple range. The inverter controller performs maximum power point tracking (MPPT) for the input voltage source using ripple correlation control (RCC). The robustness of the proposed control was verified by varying system parameters under different load conditions. Finally, the proposed controller was verified by simulation and experimental results.

Optimal Design of Interleaved Boost Converters for Fuel Cell Applications (연료전지용 다상부스트 컨버터의 최적 설계기법)

  • Choe, Gyu-Yeong;Kim, Jong-Soo;Kang, Hyun-Soo;Lee, Byoung-Kuk
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.57 no.6
    • /
    • pp.1003-1011
    • /
    • 2008
  • In this paper, optimal design of interleaved boost converters is studied in order to design low ripple, size, loss and high performance converters for fuel cell applications. Also, the process of optimal design of interleaved boost converter has been performed. Input current ripple, output voltage ripple, losses and capacity of electrical components are theoretically analyzed and informative simulation and experimental results are provided.

A utilization of PCB capacitor to reduce the output voltage ripple in Flyback SMPS (PCB 캐패시터를 이용한 플라이백 SMPS 출력 리플 저감 대책)

  • Kim T.G.;Chung G.B.;Lee W.Y.
    • Proceedings of the KIPE Conference
    • /
    • 2003.07a
    • /
    • pp.102-105
    • /
    • 2003
  • The leakage inductance of the High frequency Transformer(HFT) in the flyback topology can be used an inductor of the Low Pass Filter(LPF) to reduce ripple and ripple noise in the output voltage. But, the values of leakage inductance and magnetizing inductance in the HFT are within $\pm20[{\%}]$). And the operating temperature of the HFT increased by the leakage inductance. Therefore, the leakage inductance of the HFT in the flyback topology has minimum and the LPF has non-polarity ceramic capacitor in the output stage. In this paper, the LPF in the flyback topoBogy takes PCB capacitor using double layer of PCB without non-polarity ceramic capacitor. Its experimental results show the reduced ripple noise and the reduced ripple in the output stage.

  • PDF