• JSTS:Journal of Semiconductor Technology and Science
• /
• v.17 no.3
• /
• pp.473-482
• /
• 2017

Hand gesture recognition is regarded as new Human Computer Interaction (HCI) technologies for the next generation of mobile devices. Previous hand gesture implementation requires a large memory and computation power for hand segmentation, which fails to give real-time interaction with mobile devices to users. Therefore, in this paper, we presents a low latency and memory-efficient hand segmentation architecture for natural hand gesture recognition. To obtain both high memory-efficiency and low latency, we propose a streaming hand contour tracing unit and a fast contour filling unit. As a result, it achieves 7.14 ms latency with only 34.8 KB on-chip memory, which are 1.65 times less latency and 1.68 times less on-chip memory, respectively, compare to the best-in-class.

• ETRI Journal
• /
• v.44 no.6
• /
• pp.885-902
• /
• 2022

The mmWave cell-free massive MIMO (CFmMIMO), combining the advantages of wide bandwidth in the mmWave frequency band and the high- and uniform-spectral efficiency of CFmMIMO, has recently emerged as one of the enabling technologies for 6G. In this paper, we propose a novel framework for energy-efficient mmWave CFmMIMO systems that uses low-resolution digital-analog converters (DACs) and phase shifters (PSs) to introduce lowcomplexity hybrid precoding. Additionally, we propose a heuristic pilot allocation scheme that makes the best effort to slash some interference from copilot users. The simulation results show that the proposed hybrid precoding and pilot allocation scheme outperforms the existing schemes. Furthermore, we reveal the relationship between the energy and spectral efficiencies for the proposed mmWave CFmMIMO system by modeling the whole network power consumption and observe that the introduction of low-resolution DACs and PSs is effective in increasing the energy efficiency by compromising the spectral efficiency and the network power consumption.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.17 no.2
• /
• pp.1-6
• /
• 2017

Due to the recent advances in IoT technologies, reducing power consumption in battery-based IoT devices becomes an important issue. An IoT device is a kind of real-time systems, and processor voltage scaling is known to be effective in reducing power consumption. However, recent research has shown that power consumption in memory increases dramatically in such systems. This paper aims at combining processor voltage scaling and low-power NVRAM technologies to reduce power consumption further. Our main idea is that if a task is schedulable in a lower voltage mode of a processor, we can expect that the task will still be schedulable even on slow NVRAM memory. We incorporate the NVRAM memory allocation problem into processor voltage scaling, and evaluate the effectiveness of the combined approach.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07a
• /
• pp.609-613
• /
• 2005

Advanced mobile communication devices require a bright, high information content display in a small, light-weight, low power consumption package. In this paper we will outline our progress towards developing such a low power consumption active-matrix flexible OLED ($FOLED^{TM}$) display. Our work in this area is focused on three critical enabling technologies. The first is the development of a high efficiency long-lived phosphorescent OLED ($PHOLED{TM}$) device technology, which has now proven itself to be capable of meeting the low power consumption performance requirements for mobile display applications. Secondly, is the development of flexible active matrix backplanes, and for this our team are employing poly-Si TFTs formed on metal foil substrates as this approach represents an attractive alternative to fabricating poly-Si TFTs on plastic for the realization of first generation flexible active matrix OLED displays. Unlike most plastics, metal foil substrates can withstand a large thermal load and do not require a moisture and oxygen permeation barrier. Thirdly, the key to reliable operation is to ensure that the organic materials are fully encapsulated in a package designed for repetitive flexing. We also present progress in operational lifetime of encapsulated T-PHOLED pixels on planarized metal foil and discuss PHOLED encapsulation strategy.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2009.10a
• /
• pp.1081-1085
• /
• 2009

We have already developed EMI reducing techniques using lossless compression by vertically differential EMI suppression method (VDE[1]). It applies lossless modulo reduction and data bit mapping optimization for low voltage differential signaling (LVDS) transmission lines, that reduces the probability of transient bit and EMI by 12 dB [6][7]. We also improved and optimized the VDE for low power LCD interface. With this modified VDE algorithm[8], the developed FPGA was measured the reduction of the power consumption of LCD circuit by more than 15 % compared to the conventional methods in the case of 14-in LCD with SXGA resolution. The VDE algorithm is based on the total image systematic approach. In the VDE method, the present image signals are subtracted for the 1H delayed image signals and transferred to a column driver through a PCB. As the vertical correlations for image signals are very high, we expected that most of the vertically subtracted image signals remain 0 level and transient cycles become very long. As a result, the power consumption and EMI are extremely reduced for the transferred image signals on a PCB. In this paper, we discussed our proposed method by emphasizing the fact that systematic approach are important based on not only display point of view but also total system point of view.

• Proceedings of the KIPE Conference
• /
• 2018.07a
• /
• pp.519-521
• /
• 2018

For most of application, total system cost is first priority to Engineer. Approach for making system cost down can be to reduce cooling cost by selecting low loss item or reducing filter cost by increasing frequency. SiC Mosfet ($CoolSiC^{TM}$) can approach both of case. This paper shows market-needs and reviews each application with SiC.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.596-597
• /
• 2017

For General Purpose Inverter dedicated in Motor drive, this market is blood market due to low market price. So, developing engineer must consider the cost reduction plan and do action. This inverter always needs to measure current and shunt solution can be one of cost reduction solution.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.10
• /
• pp.95-104
• /
• 2004

This paper propose a motion estimator architecture to reduce the power consumption of the most-power-consuming motion estimation method when designing multimedia SoC with deep submicron technologies below 0.13${\mu}{\textrm}{m}$. The proposed architecture considers both dynamic and static power consumption so that it is suitable for large leakage process technologies, while conventional architectures consider only dynamic power consumption. Consequently, it is suitable for mobile information terminals such as mobile videophone where efficient power management is essential. It exploits full search method for simple hardware implementation. It also exploits early break-off method to reduce dynamic power consumption. To reduce static power consumption, megablock shutdown method considering power line noise is also employed. To evaluate the proposed architecture when applied multimedia SoC, system-level control flow and low-power control algorithm are developed and the power consumption was calculated based on thor From the simulation results, power consumption was reduced to about 60%. Considering the line width reduction and increased leakage current due to heat dissipation in chip core, the proposed architecture shows steady power reduction while it goes worse in conventional architectures.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.6 no.3
• /
• pp.136-145
• /
• 2006

Two major processing technologies of GaAs HBT and pHEMT have been released in production at Win Semiconductors corp. to address the strong demands of power amplifiers and switches for both handset and WLAN communications markets. Excellent performance with low processing cost and die shrinkage features is reported from the manufactured MMICs. With the stringent tighter manufacturing quality control WIN has successfully become one of the major pure open foundry house to serve the communication industries. The advancing of both technologies to include E/D-pHEMTs and BiHEMTs likes for multifunctional integration of PA, LNA, switch and logics is also highlighted.

• The KIPS Transactions:PartD
• /
• v.18D no.3
• /
• pp.197-204
• /
• 2011

Set-top Box which receives broadcasting signal and delivers it to display device such as TV usually doesn't have low-power mode, standby power mode. On the other side, most consumer electronics support standby power mode. The main reasons come from technical barriers and operational stability. Set-top box normally consumes 80~90% power of active mode even though turning off. This is much higher compared to other consumer electronics which consume less than 1W in standby power mode. However, most developed countries including Korea are enforcing the regulations which enhance energy efficiency of set-top box. This paper describes design and development of low-power set-top box. Key technologies are SoC supporting low-power mode, system hardware and software operating in separated power mode, and middleware managing the power with broadcasting system. Finally, we show energy saving expectation through development and proliferation.