• Proceedings of the KIEE Conference
• /
• 2005.07a
• /
• pp.371-373
• /
• 2005

An enhancement for a transmission and substation equipment in power system make the system impedance to be lower. In principle, if the system impedance become low, system stability will be better, but the fault current become very higher. It is a very big problem for CB operating. As a fact of CB operating performance, high amplitude of the fault current may cause CB operation failure because of exceeding standard value in TRV. So we simulated TRV by using the EMTP. Generally there are two types of TRV in actual power system. One is short line fault, the other is bus terminal fault. In this paper, we simulated the TRv at short line fault as installed current limit reactors to reduce fault current in 345kV ultra-high voltage system. Short line fault is caused from single line fault in transmission line.

• Journal of Electrical Engineering and Technology
• /
• v.5 no.3
• /
• pp.503-510
• /
• 2010

This paper proposes the use of fuzzy applications to a 4-machine and 10-bus system to check stability in open conditions. Fuzzy controllers and the excitation of a synchronous generator are added. Power system stabilizers (PSSs) are added to the excitation system to enhance damping during low frequency oscillations. A fuzzy logic power system stabilizer (PSS) for stability enhancement of a multi-machine power system is also presented. To attain stability enhancement, speed deviation ($\Delta\omega$) and acceleration ($\Delta\varpi$) of the Kota Thermal synchronous generator rotor are taken as inputs to the fuzzy logic controller. These variables have significant effects on the damping of generator shaft mechanical oscillations. The stabilizing signals are computed using fuzzy membership functions that are dependent on these variables. The performance of the fuzzy logic PSS is compared with the open power system, after which the simulations are tested under different operating conditions and changes in reference voltage. The simulation results are quite encouraging and satisfactory. Similarly, the system is tested for the different defuzzification methods, and based on the results, the centroid method elicits the best possible system response.

• Journal of Power Electronics
• /
• v.18 no.1
• /
• pp.56-69
• /
• 2018

In this paper, an improved Space Vector Modulation (SVM) based fault tolerant operation on a nine-level Cascaded H-Bridge (CHB) inverter with an additional backup circuit is proposed. Any type of fault in a power converter may result in a power interruption and productivity loss. Three different faults on H-bridge modules in all three phases based on the SVM approach are investigated with diagrams. Any fault in an inverter phase creates an unbalanced output voltage, which can lead to instability in the system. An additional auxiliary unit is connected in series to the three phase cascaded H-bridge circuit. With the help of this and the redundant switching states in SVM, the CHB inverter produces a balanced output with low harmonic distortion. This ensures high DC bus utilization under numerous fault conditions in three phases, which improves the system reliability. Simulation results are presented on three phase nine-level inverter with the automatic fault detection algorithm in the MATLAB/SIMULINK software tool, and experimental results are presented with DSP on five-level inverter to validate the practicality of the proposed SVM fault tolerance strategy on a CHB inverter with an auxiliary circuit.

• Journal of Korea Society of Industrial Information Systems
• /
• v.18 no.5
• /
• pp.81-92
• /
• 2013

The satellite includes many release mechanisms such as solar array deployment, antenna deployment, cover to protect contamination in scientific equipment, pyro value of the propulsion subsytem, and bypass device in Li-Ion cell module. A drive the initiators is a critical to the successful mission because the initiators of release mechanism driving by the pyrotechnic circuit is operated in single short. The pyrotechnic circuit has to provide switching network for safety. A typical switching network has defect consisting of high current rating fire switch to handle switching transient current during fire the initiator. The pyrotechnic circuit is required some form of power conditioning to reduce the peak power demanded from the bus if the initiators are to be fired from the main bus. This paper design a pyrotechnic circuit synchronized to the fire-command to activate the fire switch to overcome use high current rating fire switch to handle switching transient current during fire the initiator. The pyrotechnic circuit provides a current limited widow pulse for fire current synchronized to the fire-command to insure that fire switch will only carry the current but never switch it. The current limited widow pulse for fire current can be possible to use low current rating and light mass switch in switching network. The current limit function in the pyrotechnic circuit reduces supply voltage to initiator and provides the effect of power conditioning function to reduce peak bus power. The pyrotechnic circuit to apply satellite development on geostationary orbit is verified the function by test in development model.

• Fire Science and Engineering
• /
• v.31 no.3
• /
• pp.63-72
• /
• 2017

This study fabricated a low-voltage 10 circuit distribution board based on the KEMC (Korea Electrical Manufacturers Cooperative) 2102-610 standard and performed a characteristics assessment of the developed 10 circuit distribution board to secure product stability. The developed 10 circuit distribution board is designed to have the characteristics of insulation materials, as well as resistance to corrosion ultraviolet radiation and mechanical impact. The developed distribution board is fabricated to have an appropriate protection class of enclosure, electric shock prevention and protection circuits, switchgear and its components, internal electrical circuits and connectors, external conduct terminal, insulation characteristics, temperature rise test, heat resistance, etc. The developed 10 circuit distribution board consists of a single phase circuit and 3-phase circuits. It is possible to measure in real time the leakage current generated from the load distribution line by installing a sensor module at the load side of each of the branched switchgears. In addition, it is possible to increase a circuit according to the use and purpose of the load and to also manage and check the load in real time. Temperature rise tests were performed on the developed 10 circuit distribution board at 18 places including the inlet connection, main circuit and distribution circuit bus bars and bus bar supports, etc. The highest temperature of $65.3^{\circ}C$ was measured at the R-Phase of the connection of the MCCB power supply for the branch circuit bus bar and a temperature rise of $61.6^{\circ}C$ was measured at the T-Phase of the load side. When applying thermal stress to an MCCB for 6 hours at $180^{\circ}C$ using a heat resistant experimental device, it was found that the actuator lever was transformed and moved in the tripped state.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.24 no.8
• /
• pp.798-804
• /
• 2013

In this paper, conducted emission from the LDC(Low-Side DC/DC Converter) of a HEV/EV was analyzed using high-frequency circuit modeling in system-level approach. The conducted emission by PWM process(100 kHz; Switching Frequency) can cause RFI(Radio-Frequency Interference) problems in the AM/FM frequency range. In order to mitigate this conducted emission, a high-frequency equivalent circuit model is proposed by analyzing the fundamental circuits, parasitic components in their parts and connections and non-linear characteristics of MOSFETs, high-power capacitors, inverters, motors, high-power cables, and bus bars which are composed of the LDC. Using these circuit models, results of both simulation and measurement were compared and similarities between them were verified. We are looking forward that this approach can be effectively used in the EMC design of HEV/EV.

• Journal of Power Electronics
• /
• v.17 no.2
• /
• pp.490-500
• /
• 2017

Fuel cell (FC) is a promising power supply in electric vehicles (EV); however, it has poor dynamic performance and short service life. To address these shortcomings, a super capacitor (SC) is adopted as an auxiliary power supply. In this study, the frequency decoupling control method is used in electric vehicle energy system. High-frequency and low-frequency demand power is provided by SC and FC, respectively, which makes full use of two power supplies. Simultaneously, the energy system still has rapidity and reliability. The distributed power system (DPS) of EV requires DC-DC converters to achieve the desired voltage. The stability of cascaded converters must be assessed. Impedance-based methods are effective in the stability analysis of DPS. In this study, closed-loop impedances of interleaved half-bridge DC-DC converter and phase-shifted full-bridge DC-DC converter based on the frequency decoupling control method are derived. The closed-loop impedance of an inverter for permanent magnet synchronous motor based on space vector modulation control method is also derived. An improved Middlebrook criterion is used to assess and adjust the stability of the energy system. A theoretical analysis and simulation test are provided to demonstrate the feasibility of the energy management system and the control method.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.1
• /
• pp.14-21
• /
• 2011

A 10b 500MS/s $0.13{\mu}m$ CMOS ADC is proposed for 4G wireless communication systems such as a LTE-Advanced and SDR The ADC employs a calibration-free single-channel folding architecture for low power consumption and high speed conversion rate. In order to overcome the disadvantage of high folding rate, at the fine 7b ADC, a cascaded folding-interpolating technique is proposed. Further, a folding amplifier with the folded cascode output stage is also discussed in the block of folding bus, to improve the bandwidth limitation and voltage gain by parasitic capacitances. The chip has been fabricated with $0.13{\mu}m$ 1P6M CMOS technology, the effective chip area is $1.5mm^2$. The measured results of INL and DNL are within 2.95LSB and l.24LSB at 10b resolution, respectively. The SNDR is 54.8dB and SFDR is 63.4dBc when the input frequency is 9.27MHz at sampling frequency of 500MHz. The ADC consumes 150mW($300{\mu}W/MS/s$) including peripheral circuits at 500MS/s and 1.2V(1.5V) power supply.