• Journal of electromagnetic engineering and science
• /
• 제11권2호
• /
• pp.105-112
• /
• 2011

In phase-locked frequency synthesizers, a fast-lock technique is frequently employed to overcome the trade-off between a lock-time and a spurious response. The function of fast-lock in a conventional PLL (Phased Lock Loop) IC (Integrated Circuit) is limited by a factor of 16, which is usually implemented by a scaling of charge pumper, and consequently a lock time improvement of a factor of 4 is possible using the conventional PLL IC. In this paper, we propose a novel external active fast-lock loop filter. The proposed loop filter provides, conceptually, an unlimited scaling of charge pumper current, and can overcome conventional trade-off between lock-time and spur suppression. To demonstrate the validity of our proposed loop-filter, we fabricated an X-band frequency synthesizer using the proposed loop filter. The loop filter in the synthesizer is designed to have a loop bandwidth of 100 kHz in the fast-lock mode and a loop bandwidth of 5 kHz in the normal mode, which corresponds to a charge pumper current change ratio of 400. The X-band synthesizer shows successful performance of a lock-time of below 10 ${\mu}sec$ and reference spur suppression below -64 dBc.

• 대한토목학회논문집
• /
• 제36권6호
• /
• pp.1059-1068
• /
• 2016

현재 AVC 장비의 운영방법은 하나의 센서가 고장 나면 해당 차로의 교통량 속도 차량 종류에 대한 모든 정보의 생성을 중단하고 있다. 현재의 운영방법은 정상 센서에서 수집한 자료들을 활용하지 않는다는 비효율이 존재한다. 본 연구는 이런 비효율을 개선하기 위하여 일부 센서가 고장 난 AVC (Automatic Vehicle Classification)장비에서 교통량과 속도의 산출 방법에 대하여 연구를 진행하였다. 센서의 고장유형을 총 4가지로 분류하였으며, 각 고장유형별로 교통량과 속도를 산출하고 이에 대한 정확도분석을 수행하였다. 그 결과 교통량은 정확도가 매우 높은 값(정확도: 100%, 98%, 97%)으로 산출이 가능하였으며, 속도의 경우 충분히 받아들일 만한 수준의 속도 값(RMSE 값 16.9 이하)이 산출되는 것을 확인하였다. 따라서 본 연구에서 제시한 방법론들을 사용하면 AVC 장비의 운영 효율을 증가 시킬 수 있을 것으로 기대된다.

• Nuclear Engineering and Technology
• /
• 제30권6호
• /
• pp.531-540
• /
• 1998

The DYLAM-3 code which overcomes the limitation of event tree/fault tree was applied to LOOP (Loss of Off-site Power) in the mid-loop operation employing HEPs (Human Error Probabilities) supplied by the ASEP (Accident Sequence Evaluation Program) and the SEPLOT (Systematic Evaluation Procedure for Low power/shutdown Operation Task) procedure in this study. Thus the time history of core uncovery frequency during the mid-loop operation was obtained. The sensitivity calculations in the operator's actions to prevent core uncovery under LOOP in the mid-loop operation were carried out. The analysis using the time dependent HEP was performed on the primary feed & bleed which has the most significant effect on core uncovery frequency. As the result, the increment of frequency is shown after 200 minutes duration of simulation conditions. This signifies the possibility of increment in risk after 200 minutes. The primary feed & bleed showed the greatest impact on core uncovery frequency and the recovery of the SCS (Shutdown Cooling System) showed the least impact. Therefore the efforts should be taken on the primary feed & bleed to reduce the core uncovery frequency in the mid-loop operation. And the capability of DYLAM-3 in applying to the time dependent concerns could be demonstrated.

• 한국전자파학회논문지
• /
• 제14권10호
• /
• pp.1104-1111
• /
• 2003

본 논문에서는 직접 변환 방식의 수신기에서 발생하는 I 채널 및 Q 채널 간의 이득 및 위상 불일치를 보상하는 방법에 대해서 기술한다. 직접 변환 방식의 복조기에서의 이득 및 위상 불일치를 가변 스텝(Variable Step-size) 적응적 루프를 이용하여 블라인드(blind) 등화 방식으로 보상하는 알고리즘을 된 논문에서 제안한다. 이득 및 위상 불일치를 보상하기 위해 일반적인 블라인더 등화 기법을 이용할 경우 루프 이득에 따라 수렴속도와 지터(jitter) 영향이 trade-off 관계에 있다. 본 논문에서는 이들 문제를 극복하기 위하여 적응적 루프의 이득을 오차에 따라 가변 하는 방법을 제시한다. 본 논문에서는 가변 스텝 적응적 루프를 이용하여 빠른 수렴속도와 지터의 영향을 줄이도록 하는 방법을 제시하였고, 모의실험을 통하여 신호 손실 보상과 수렴 속도의 향상을 확인한다.

• 전력전자학회논문지
• /
• 제24권3호
• /
• pp.191-200
• /
• 2019

This study proposes a hardware-in-the-loop simulation (HILS) system based on National Instruments' PXI platform to test power management and operation strategies for DC microgrids (MGs). The HILS system is developed based on the controller HIL prototype, which involves testing the controller board in hardware with a real-time simulation model of the plant in a real-time digital simulator. The system provides an economical and effective testing function for research on MG systems. The decentralized power management strategy based on the DC bus signaling method for DC MGs has been developed and implemented on the HILS platform. HILS results are determined to be similar to those of the off-line simulation in PSIM software.

• 대한전자공학회논문지
• /
• 제24권3호
• /
• pp.376-380
• /
• 1987

The closed-loop transfer function of 2-nd order PLL (phase-looked loop)of which loop filter has active-lag 1-st order is found. Considering the three criteria of system performance: the transient response time of the circuit, noise bandwidth by the linear analysis and stability which uses root-locus method, the optimum value of damping factor is 1.0 and the natural frequency which depends upon the signal frequency can be determined after consideration of the trade-off relationship between the transient response time and the noise bandwidth.

• 천문학회보
• /
• 제46권1호
• /
• pp.43.2-43.2
• /
• 2021

In this study, we report oscillations of the total intensity of white light loops in the off-limb solar flare observed in 2017-Sep-10 with the SDO/HMI. The total intensity oscillations are correlated with the area of the flaring loop in the plane of the sky. The oscillatory pattern is well fitted by two consecutive damped oscillations. The period and damping time of the first oscillation are 12.9 minutes and 9.9 minutes, respectively. Those of the second oscillation are 11.7 minutes and 15.4 minutes. The excitation of the oscillations coincides with two consecutive type III radio bursts observed in meter range. Assuming the oscillations are magnetoacoustic waves in the flaring loops with the loop lengths ranging from 30 to 90 Mm, the temperature of the white light emitting loops could be in the range from 0.3 MK to 2.6 MK.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 1996년도 한국자동제어학술회의논문집(국내학술편); 포항공과대학교, 포항; 24-26 Oct. 1996
• /
• pp.164-167
• /
• 1996

This paper presents an off-line P.I.D parameter estimation method during normal operation in power plant. The process parameters are estimated using the recursive least square method. The controller parameters are estimated on the basis of desired characteristics of the dynamic model of the closed-loop control.

• ETRI Journal
• /
• 제29권4호
• /
• pp.463-469
• /
• 2007

A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2 GHz. The PLL has basically the same architecture as the conventional analog PLL except the locking information is stored as digital code. An analog-to-digital converter is embedded in the PLL, converting the analog loop filter output to digital code. Because the locking information is stored as digital code, the PLL can be turned off during power-down mode while avoiding long wake-up time. The PLL implemented in a 0.18 ${\mu}m$ CMOS process occupies 0.35 $mm^2$ active area. From a 1.8 V supply, it consumes 59 mW and 984 ${\mu}W$ during the normal and power-down modes, respectively. The measured rms jitter of the output clock is 16.8 ps at 1.2 GHz.

• Journal of Power Electronics
• /
• 제18권3호
• /
• pp.892-901
• /
• 2018

SiC MOSFETs have been used to improve system efficiency in high frequency converters due to their extremely high switching speed. However, this can result in undesirable parasitic oscillations in practical systems. In this paper, models of the key components are introduced first. Then, theoretical formulas are derived to calculate the switching oscillation frequencies after full turn-on and turn-off in clamped inductive circuits. Analysis indicates that the turn-on oscillation frequency depends on the power loop parasitic inductance and parasitic capacitances of the freewheeling diode and load inductor. On the other hand, the turn-off oscillation frequency is found to be determined by the output parasitic capacitance of the SiC MOSFET and power loop parasitic inductance. Moreover, the shifting regularity of the turn-off maximum peak voltage with a varying switching speed is investigated on the basis of time domain simulation. The distortion of the turn-on current is theoretically analyzed. Finally, experimental results verifying the above calculations and analyses are presented.