• International Journal of Fuzzy Logic and Intelligent Systems
• /
• 제7권1호
• /
• pp.17-21
• /
• 2007

Multi-Agent Robotic System (MARS) is a system that independent autonomous robots in the restricted environments infer their status from pre-assigned conditions and operate their jobs through the cooperation with each other. In the MARS, a robot contains sensor part to percept the situation around themselves, communication part to exchange information, and actuator part to do given work. Especially, in order to cooperate with other robots, communicating with other robots is one of the essential elements. Because Bluetooth has many advantages such as low power consumption, small size module package, and various standard protocols, Bluetooth is rated as one of the efficient communicating technologies which can apply to small-sized robot system. In this paper, we will develop Bluetooth communicating system for autonomous robots. For the purpose, the communication system must have several features-separated module, flexible interface. We will discuss how to construct and what kind of procedure to develop the communicating system.

• 한국소음진동공학회:학술대회논문집
• /
• 한국소음진동공학회 2012년도 추계학술대회 논문집
• /
• pp.415-420
• /
• 2012

This paper proposes a novel type of tactile device utilizing magnetorheological (MR) fluid which can be applicable for haptic master of minimally invasive surgery (MIS) robotic system. The salient feature of the controllability of rheological properties by the intensity of the magnetic field (or current) makes this potential candidate of the tactile device. As a first step, an appropriate size of the tactile device is designed and manufactured via magnetic analysis. Secondly, in order to determine proper input magnetic field the repulsive forces of the real body parts such as hand and neck are measured. Subsequently, the repulsive forces of the tactile device are measured by dividing 5 areas. The final step of this work is to obtain desired force in real implementation. Thus, in order to demonstrate this goal a neuro-fuzzy logic is applied to get the desired repulsive force and the error between the desired and actual force is evaluated.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2004년도 ICEIC The International Conference on Electronics Informations and Communications
• /
• pp.199-203
• /
• 2004

In this paper, we only describe the digital block of two-channel 18-bit analog-to-digital (A/D) converter employing sigma-delta method and xl28 decimation. The device contains two fourth comb filters with 1-bit input from sigma­delta modulator. each followed by a digital half band FIR(Finite Impulse Response) filters. The external analog sigma-delta modulators are sampled at 6.144MHz and the digital words are output at 48kHz. The fourth-order comb filter has designed 3 types of ways for optimal power consumption and signal-to-noise ratio. The following 3 digital filters are designed with 12tap, 22tap and 116tap to meet the specification. These filters eliminate images of the base band audio signal that exist at multiples of the input sample rate. We also designed these filters with 8bit and 16bit filter coefficient to analysis signal-to-noise ratio and hardware complexity. It also included digital output interface block for I2S serial data protocol, test circuit and internal input vector generator. It is fabricated with 0.35um HYNIX standard CMOS cell library with 3.3V supply voltage and the chip size is 2000um by 2000um. The function and the performance have been verified using Verilog XL logic simulator and Matlab tool.

• 한국통신학회논문지
• /
• 제23권8호
• /
• pp.2113-2119
• /
• 1998

BOD의 최적화 문제는 논리합성과 형식검증 영역에서 필수적인 것으로 인식되고 있다. 변수 순서화 문제는 BOD의 크기와 형태에 직접적인 영향을 미치므로, 적절한 변수 순서를 구하는 문제는 매우 중요한 문제이다, 본 논문에서 는 점진적 시프팅이라 부르는 새로운 변수 순서화 알고리듬을 소개한다. 제안된 알고리듬은 기존의 시프팅 알고리듬에서의 탐색공간을 절반이하로 줄이며, 성능의 저하없이 계산시간을 크게 감소시킬 수 있다. 더욱이 점진적 시프팅 알고리듬은 시프팅 알고리듬을 비롯한 다른 변수 순서화 알고리듬에 비해 매우 단순하다. 제안된 알고리듬은 많은 벤치마크 회로를 이용한 실험에서 그 효율성이 입증되었다.

• 전자공학회논문지B
• /
• 제32B권11호
• /
• pp.1445-1454
• /
• 1995

In this study, we have developed a prototype of the automatic defects detection system for capsule inspection using the computer vision techniques. The subjects for inspection are empty hard capsules of various sizes which are made of gelatine. To inspect both sides of a capsule, 2-stage recognition is performed. Features we have used are various lengths of a capsule, area, linearity, symmetricity, head curvature and so on. Decision making is performed based on average value which is computed from 20 good capsules in training and permission bounds in factories. Most of time-consuming process for feature extraction is computed by hardware to meet the inspection speed of more than 20 capsules/sec. The main logic for control and arithmetic computation is implemented using EPLD for the sake of easy change of design and reduction in time for developement. As a result of experiment, defects on size or contour of binary images are detected over 95%. Because of dead zone in imaging system, detection ratio of defects on surface, such as bad joint, chip, speck, etc, is lower than the former case. In this case, detection ratio is 50-85%. Defects such as collet pinch and mashed cap/body seldom appear in binary image, and detection ratio is very low. So we have to process the gray-level image directly in partial region.

• 대한전자공학회논문지TE
• /
• 제39권2호
• /
• pp.17-28
• /
• 2002

최근 신경회로망 구조 또는 퍼지논리를 이용한 자력등화 즉, 비선형 등화에 대한 연구가 활발하게 진행되고 있다. 본 논문에서는 계산의 복잡성과 등화 성능 사이에 더 나은 trade-off를 찾기 위해 스텝 크기(step size)를 자동적으로 조절할 수 있는 즉, 에러 오차 값이 크면 계수갱신율을 크게 하고 에러 오차 값이 작으면 계수갱신율을 작게 하여 빠른 수렴비와 낮은 초과 MSE를 갖는 TS(Tagaki-Sugeno) 퍼지 모델과 ISI에 강하고 위상변화에 둔감한 CMA(Constant Modulus Algorithm)를 접목시킨 새로운 FSG (Fuzzy Stochastic Gradient)/CMA 알고리즘을 제안하였다. 제안된 FSG/CMA 알고리즘을 사용한 채널 적응 등화기를 설계하여 모의실험한 결과 기존 알고리즘 보다 3.5dB의 SNR이 개선됨을 확인하였다.

• 대한전자공학회논문지SD
• /
• 제45권3호
• /
• pp.86-93
• /
• 2008

다양한 무선 통신 표준 규격을 수용하는 멀티모드 단말기 모뎀은 가변적인 워드 길이와 광범위한 데이터율을 처리한 수 있는 다기능 산술 연산 회로를 필요로 한다. 일반적으로 이런 목표를 위한 하드웨어는 요구되는 최고 성능을 달성하도록 설계되어지므로 종종 전력 소모 측면에서 낭비적인 요소가 있으며 특히 낮은 데이터율에서 심화되는 경향이 있다. 따라서 동작 속도와 전력에 적합한 산술 연산 치로는 무선 통신 응용 분야에서 매우 필수적인 요소이다. 본 논문에서는 계층적인 캐리스킵 로직을 기본 구성 블록으로 하는 전력 효율적 다기능 가산기 구조를 제안하고 다양한 동작 모드에서의 면적, 성능, 전력 효율을 보임으로써 효과를 입증하였다.

• 대한안전경영과학회지
• /
• 제13권3호
• /
• pp.45-53
• /
• 2011

The research proposes seven elimination rules of redundant gates and blocks in Fault Tree Analysis (FTA) and Reliability Block Diagram (RBD). The computational complexity of cut sets and path sets is NP-hard. In order to reduce the complexity of Minimal Cut Set (MCS) and Minimal Path Set (MPS), the paper classifies generation algorithms. Moreover, the study develops six implementation steps which reflect structural importance (SI) and reliability importance (RI) from Reliability Centered Maintenance (RCM) that a priority of using the functional logic among components is to reduce (improve) the system unavailability (or availability). The proposed steps include efficient generation of state structure function by Rare Event Enumeration (REA). Effective use of importance measures, such as SI and ill measures, is presented based on the number and the size of MCS and MPS which is generated from the reference[5] of this paper. In addition, numerical examples are presented for practitioners to obtain the comprehensive understanding of six steps that is proposed in this research.

• 한국통신학회논문지
• /
• 제30권2A호
• /
• pp.107-113
• /
• 2005

본 논문에서는 통신소자의 경박 단소화 추세에 따라 적층 세라믹 SMD(surface mounted device) 패키지기술을 통하여 소형화한 $5{\times}7mm$의 크기의 VCXO를 개발한다. 이때 안정된 입력신호를 공급하기 위하여 양의 이미터결합논리(PECL)를 이용하고, 역메사형 HFF(high frequency fundamental) 기법을 이용하여 제작한 수정소자로 IC에 설계함으로써 동작전압은 3.3 V, 저전력하에서 120MHz-180MHz 범위의 주파수에서 발진하며, Q인자는 5 K이상, 3.5 ps rms의 낮은 지터(Jitter)와 위상잡음 특성 및 일정기간의 경화실험에서도 안정된 출력특성을 보인다.

• 전기학회논문지
• /
• 제63권1호
• /
• pp.63-69
• /
• 2014

RFIDs have not become widespread as expected partly due to the cost, size, read range, and reliability problems of tags. The success rate of reading must be improved in order for RFIDs to be widely adopted. Quality control of tags is crucial to meet this requirement. In this study, we designed and implemented a high-performance reader used in inspection equipment that conducts prior inspection of tags. To improve performance of the developed reader, the baseband modem and command processor (CP) were designed using H/W logic and implemented with FPGA. The inspection of small pitch inlays was made possible through the antenna shielding device and H/W command processor function. This equipment enables accurate evaluation of performance and identification of tags satisfying a given read range. By contributing to sort out defective tags, the results can ultimately lead to more stable RFID services.