• 한국정보통신학회논문지
• /
• 제24권8호
• /
• pp.1022-1029
• /
• 2020

다중 엑세스 포인트 환경에서 전송전력과 최적의 엑세스 포인트를 선택하는 문제를 연구한다. 본 연구는 지난 연구결과를 확장하여 TA 링크와 AT 링크에서 전송전력과 엑세스 포인트를 함께 최적화한다. 목적은 모든 단말이 요구하는 최소의 신호대 간섭비를 유지하면서, 총 전송전력을 최소화하는 것이다. TA 링크와 AT 링크 모두에서 제안하는 반복적 기법을 통해서 최적화된 결과값에 수렴함을 증명한다. 실험결과를 통해 1) 전송전력과 엑세스 포인트를 동시에 최적화하는 방법이 전송전력만을 최적화하는 방법보다 전송전력 소모에 이득이 있음을 확인하였다. 또한, 2) 다중 엑세스 포인트 환경에서는 TA 링크와 AT 링크에서의 알고리즘의 결과값인 전송전력 벡터와 엑세스 포인트 벡터는 쌍대성이 성립하지 않음을 확인하였다.

• Journal of Electrical Engineering and Technology
• /
• 제11권6호
• /
• pp.1656-1663
• /
• 2016

A capacitive wireless power transfer (C-WPT) system uses an electric field to transmit power through a physical isolation barrier which forms a pair of ac link capacitors between the metal plates. However, the physical dimension and low dielectric constant of the interface medium severely limit the effective link capacitance to a level comparable to the main switch output capacitance of the transmitting circuit, which thus narrows the soft-switching range in the light load condition. Moreover, by fundamental limit analysis, it can be proved that such a low link capacitance increases operating frequency and capacitor voltage stress in the full load condition. In order to handle these problems, this paper investigates optimal design of double matching transformer networks for C-WPT. Using mathematical analysis with fundamental harmonic approximation, a design guideline is presented to avoid unnecessarily high frequency operation, to suppress the voltage stress on the link capacitors, and to achieve wide ZVS range even with low link capacitance. Simulation and hardware implementation are performed on a 5-W prototype system equipped with a 256-pF link capacitance and a 200-pF switch output capacitance. Results show that the proposed scheme ensures zero-voltage-switching from full load to 10% load, and the switching frequency and the link capacitor voltage stress are kept below 250 kHz and 452 V, respectively, in the full load condition.

• Journal of Power Electronics
• /
• 제18권1호
• /
• pp.116-128
• /
• 2018

Conventionally, in order to reduce the ac components of the dc-link capacitors of the two-level Half-Bridge Voltage Source Inverter (HB-VSI), high dc-link capacitances are required. This necessitates the employment of short-lifetime and bulky electrolytic capacitors. In this paper, an analysis for the performance of low dc-link capacitances-based HB-VSI is presented to elucidate its ability to generate an enhanced fundamental output voltage magnitude without increasing the voltage rating of the involved switches. This feature is constrained by the load displacement factor. The introduced enhancement is due to the ac components of the capacitors' voltages. The presented approach can be employed for multi-phase systems through using multi single-phase HB-VSI(s). Mathematical analysis of the proposed approach is presented in this paper. To ensure a successful operation of the proposed approach, a closed loop current controller is examined. An expression for the critical dc-link capacitance, which is the lowest dc-link capacitance that can be employed for unipolar capacitors' voltages, is derived. Finally, simulation and experimental results are presented to validate the proposed claims.

• Journal of Communications and Networks
• /
• 제11권3호
• /
• pp.271-278
• /
• 2009

A new modulation scheme called multicoded-pulse position modulation (MC-PPM) is proposed for an ultrawideband (UWB) impulse radio communication system. The multicoded signal is generated by using several orthogonal codes for transmitting data simultaneously. Then, each multi-level value of the multicoded signal is converted to pulse position which results in not only an improved data rate, but also a processing gain in reception, delivering the power-efficient benefit of PPM and guaranteeing the low pulse energy for UWB systems. We notice that the modulation of multi-level values of the multicoded signal to pulse position is more efficient in terms of achievable data rate than the modulation of transmitting data based on other PPM schemes within given bandwidth and pulse energy. Therefore, as a performance measure, we focus on the achievable data rate (link capacity) of the proposed scheme and analyze it theoretically. Through simulation, we compare the link capacity of the MC-PPM scheme and other PPM schemes, such as M -ary PPM and multiple PPM. With the fixed bandwidth and same pulse energy condition, the UWB system based on the proposed MC-PPM scheme shows good link capacity and an increased data rate as L increases, which is contrary to other PPM schemes.

• 전력전자학회논문지
• /
• 제25권1호
• /
• pp.68-71
• /
• 2020

As a T-type three-level PWM converter has several intrinsic advantages, it has been widely studied for many applications. However, it requires an additional voltage control loop for balancing each DC link voltage. Generally, satisfying this requirement involves the use of an offset voltage to provide a neutral point current without affecting other variables, such as the total DC link voltage and three-phase input current. In this study, the theoretical relationship between the offset voltage and the neutral point current is analyzed. The results can be beneficial for effective voltage balancing controller design. The effectiveness of the analytical modeling is verified by simulation and experimental results.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2019년도 전력전자학술대회
• /
• pp.324-325
• /
• 2019

본 논문에서는 3-Level Neutral-Point-Clamped (NPC) 인버터의 중성점 리플 전압 예측 기법을 제안한다. 산업용 계통 연계형 인버터의 경우, 계통 규정을 만족하기 위하여 전압 강하와 같은 계통 사고 발생 시 계통에 협조할 수 있도록 무효전류 보상이 요구된다. NPC 인버터는 두 개의 커패시터가 직렬로 이루어진 구조로 무효전류 출력 시 상단과 하단의 커패시터 전압에 3차 중성점 리플 전류로 인해 중성점 리플 전압이 발생한다. 따라서 중성점 리플 전압을 고려하여 출력 전류에 보상하지 않으면 무효전류의 품질에 악영향을 끼칠 수 있다. 본 논문에서는 하나의 DC 전압센서를 통하여 중성점 전류를 예측하고, 중성점 리플 전압을 보상하는 알고리즘을 제안한다. Hardware In the Loop (HIL) Simulation을 통하여 본 논문에서 제안한 알고리즘의 타당성을 검증한다.

• 전력전자학회논문지
• /
• 제8권3호
• /
• pp.274-284
• /
• 2003

대용량 전력변환기기인 멀티-레벨 컨버터는 전동기구동시스템 및 유연송전시스템 등에 널리 사용되고 있다. 이중 H-Bridge 컨버터는 캐스캐이드 형태를 사용하여 멀티-레벨로의 확장이 용이한 장점으로 인해 shunt형 기기로 점차 응용이 확대되고 있다. 정상 상태에서 대략 0.7∼0.8의 변조지수 범위에서 작동한다. 고변조지수에서는 부스트 벡터인 zero vector가 인가되지 않아도 DC-link 전압은 일정하게 유지된다. 이것은 3-레벨 컨버터의 여러 벡터 중 zero vector 이외에도 또 다른 boost vector가 존재한다는 것을 의미한다. 본 논문은 boost vector의 원리를 살펴보고 3레벨 컨버터에서 zero vector와 또 다른 boost vector와의 차이점을 고찰하였다. 또한 본 논문은 두 토폴로지의 충전 전류와 커패시터 전압을 해석하고 비교한다 이 전압과 전류는 스위칭 상태와 기준전압과 관련되어 있고 이것을 이용하여 각 커패시터의 충전전류와 전압리플에 대한 계산 방법을 제안하였고 다양한 DC-Link 전압제어 방법을 시뮬레이션을 통해 비교하였다.

• Steel and Composite Structures
• /
• 제38권4호
• /
• pp.381-397
• /
• 2021

Based on the spatial substructure hybrid simulation test (SHST) method, the seismic performance of a high-strength steel composite K-eccentrically braced frame (K-HSS-EBF) structure system is studied. First, on the basis of the existing pseudostatic experiments, a numerical model corresponding to the experimental model was established using OpenSees, which mainly simulated the shear effect of the shear links. A three-story and five-span spatial K-HSS-EBF was taken as the prototype, and SHST was performed with a half-scale SHST model. According to the test results, the validity of the SHST model was verified, and the main seismic performance indexes of the experimental substructure under different seismic waves were studied. The results show that the hybrid simulation results are basically consistent with the numerical simulation results of the global structure. The deformation of each story is mainly concentrated in the web of the shear link owing to shear deformation. The maximum interstory drifts of the model structure during Strength Level Earthquake (SLE) and Maximum Considered Earthquake (MCE) meet the demands of interstory limitations in the Chinese seismic design code of buildings. In conclusion, the seismic response characteristics of the K-HSS-EBFs are successfully simulated using the spatial SHST, which shows that the K-HSS-EBFs have good seismic performance.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• 제5권4호
• /
• pp.720-740
• /
• 2011

Wi-Fi-enabled portable devices have recently been introduced into the consumer electronics market. These devices download or upload content, from or to a host machine, such as a personal computer, a laptop, a home gateway, or a media server. This paper investigates the fairness among multiple Wi-Fi-enabled portable devices in a home network when they are simultaneously communicated with the host machine. First, we present that, a simple IEEE 802.11-based home network suffers from unfairness, and the fairness is exaggerated by the wireless link errors. This unfairness is due to the asymmetric response of the TCP to data-packet loss and to acknowledgment-packet loss, and the wireless link errors that occur in the proximity of any node; the errors affect other wireless devices through the interaction at the interface queue of the home gateway. We propose a QoS-provisioning framework in order to achieve per-device fairness and service differentiation. For this purpose, we introduce the medium access price, which denotes an aggregate value of network-wide traffic load, per-device link usage, and per-device link error rate. We implemented the proposed framework in the ns-2 simulator, and carried out a simulation study to evaluate its performance with respect to fairness, service differentiation, loss and delay. The simulation results indicate that the proposed method enforces the per-device fairness, regardless of the number of devices present and regardless of the level of wireless link errors; furthermore it achieves high link utilization with only a small amount of frame losses.

• 한국통신학회논문지
• /
• 제30권6A호
• /
• pp.488-498
• /
• 2005

유럽의 Eureka-147에 기반을 둔 DAB(Digital Audio Broadcasting) 서비스를 한 단계 더 발전시킨 형태인 DMB(Digital Multimedia Broadcasting) 서비스는 지상파 DMB 서비스와 위성 DMB 서비스로 구분된다. 이 중 위성 DMB 서비스는 휴대용 수신기나 차량용 수신기를 통하여 다채널 멀티미디어 방송을 시청할 수 있는 새로운 개념의 위성 방송 서비스이다. 본 논문에서는 COFDM(Coded Orthogonal Frequency Division Multiplexing)에 기반을 둔 시스템 A 방식 위성 DMB 시스템의 링크 레벨 성능을 고찰한다. 비선형 특성에 민감한 OFDM 방식을 이용함에 따라 비선형 HPA(High Power Amplifier)가 시스템에 미치는 영향을 분석하고, 이에 대하여 Back-off를 고려한 링크 레벨 시뮬레이션을 수행함으로써, 적절한 back-off 값을 결정한다. 또한 위성 DMB 시스템 A에 적합한 동기화 기법에 대하여 분석 및 검증하고 시간 및 주파수 오프셋의 영향을 고려한 링크 레벨 성능을 분석함으로써 위성 DMB 시스템 A 방식에 대한 전반적인 링크 레벨 성능을 검증한다.