• Title/Summary/Keyword: Leakage Current-Voltage Curve

Search Result 29, Processing Time 0.032 seconds

Analysis on the V-I Curve of ZnO:As/ZnO:Al homo-junction LED (ZnO:As/ZnO:Al homo-junction LED의 V-I 특성 분석)

  • Oh, Sang-Hyun;Jeong, Yun-Hwan;Liu, Yan-Yan;Park, Choon-Bae
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.11a
    • /
    • pp.410-411
    • /
    • 2007
  • To investigate the ZnO LED which are interested in the next generation of short wavelength LEDs and Lasers, the ZnO thin films were deposited by RF magnetron sputtering system. The p-type ZnO thin film, fabricated by means of the ampoule-tube method, was used to make the ZnO p-n junction, and its characteristics was analyzed. The ampoule-tube method was used to make the p-type ZnO based on the As diffusion, and the hall measurement was used to confirm that the p-type is formed. the current-voltage characteristics of the ZnO p-n junction were measured to confirm the rectification characteristics of a typical p-n junction and the low leakage voltage characteristics. Analysis of ZnO LED V-I curve will provide a very useful technology for producing the UV ZnO LED and ZnO-based devices.

  • PDF

Improved SiNx buffer layer by Using the $N_2$ Plasma Treatment for TFT-FRAM applications ($N_2$ 플라즈마를 이용한 TFT-FRAM용 $SiN_x$ 버퍼층의 특성 개선)

  • Lim, Dong-Gun;Yang, Kea-Joon;Yi, Jun-Sin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.11a
    • /
    • pp.360-363
    • /
    • 2003
  • In this paper, we investigated SiNx film as a buffer layer of TFT-FRAM. Buffer layers were prepared by two step process of a $N_2$ plasma treatment and subsequent $SiN_x$ deposition. By employing $N_2$ plasma treatment, interface traps such as mobile charges and injected charges were removed, hysteresis of current-voltage curve disappeared. After $N_2$ plasma treatment, a leakage current was decreased about 2 orders. From these results, it is possible to perform the plasma treating process to make a good quality buffer layer of MFIS-FET or capacitor as an application of non-volatile memory.

  • PDF

Calculation of Pressure Rise in the Puffer Cylinder of EHV GCB Without Arc (무부하시의 초고압 GCB의 파퍼실린더 내부의 상승압력 계산)

  • Park, K.Y.;Song, K.D.;Choi, Y.K.;Shin, Y.J.;Song, W.P.;Kang, J.H.
    • Proceedings of the KIEE Conference
    • /
    • 1994.07b
    • /
    • pp.1559-1561
    • /
    • 1994
  • At present, the principle of puffer action in high current interruption is adopted in almost of the EHV(Extra High Voltage) and UHV(Ultra High Voltage) GCB(Gas Circuit Breakers). The thermal interruption capability of these GCBs critically depends on the pressure rise in the puffer cylinder at current zero. The pressure rise in the puffer cylinder depends on the puffer cylinder volume, flow passage and leakage area in the interrupter, stroke curve etc. Recently commercial CFD(Computational Fluid Dynamics ) packages have been widely adopted to calculate the pressure distribution in the interrupter. However, there are still several problems with it, e.g. very expensive price, moving boundary problem, computation time, difficulty in using the package etc. Thus, the calculation of the puffer cylinder pressure in simple and relatively correct method is essential in early stage of GCB design. In these paper, the model ing technique and computed results for EHV class GCB (HICO, 145kV 40kA and 362kV 40kA GCB) are presented and compared with available measured results.

  • PDF

Improvement for Simulation of Device equipped with Heated Field Plate Using Analytic Model (분석적 모델을 이용한 Floated Field Plate구조가 있는 소자의 시뮬레이션 개선)

  • Byun, Dae-Seok;Kim, Han-Soo;Choi, Yearn-Ik;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 1993.07b
    • /
    • pp.1283-1285
    • /
    • 1993
  • A new simulation method for a device including the Floated Field Plate(FFP) is proposed. The external resistance is connected with FFP in order to simulate FFP as a electrode. The numerical I-V characteristic obtained from MEDICI simulation shows fairly good results such as low leakage current and abrupt breakdown voltage curve. The convergence is improved conveniently compared with conventional method which utilize heavily-doped poly silicon as a electrode.

  • PDF

Effect of annealing pressure on the growth and electrical properties of $YMnO_3$ thin films deposited by MOCVD

  • Shin, Woong-Chul;Park, Kyu-Jeong;Yoon, Soon-Gil
    • Journal of Korean Vacuum Science & Technology
    • /
    • v.4 no.1
    • /
    • pp.6-10
    • /
    • 2000
  • Ferroelectric YMnO$_3$ thin films were deposited on $Y_2$O$_3$/si(100) substrates by metalorganic chemical vapor deposition. The YMnO$_3$ thin films annealed in vacuum ambient (100 mTorr) above 75$0^{\circ}C$ show hexagonal structured YMnO$_3$. However, the film annealed in oxygen ambient shows poor crystallinity, and the second phase as $Y_2$O$_3$ and orthorhombic-YMnO$_3$ were shown. The annealing ambient and pressure on the crystallinity of YMnO$_3$ thin films is very important. The C-V characteristics have a hysteresis curve with a clockwise rotation, which indicates ferroelectric polarization switching behavior. When the gate voltage sweeps from +5 to 5 V, the memory window of the Pt/YMnO$_3$/Y$_2$O$_3$/Si gate capacitor annealed at 85$0^{\circ}C$ is 1.8 V. The typical leakage current densities of the films annealed in oxygen and vacuum ambient are about 10$^{-3}$ and 10$^{-7}$ A/cm$^2$ at applied voltage of 5 V.

  • PDF

A Study on Punchthrough and Hot-carrier Effects as LDD Process Parameters (LDD 공정 조건에 따른 편치쓰루 및 핫 캐리어 효과에 관한 연구)

  • An, Tae-Hyun;Kim, Nam-Hoon;Kim, Chang-Il;Seo, Yong-Jin;Chang, Eui-Goo
    • Proceedings of the KIEE Conference
    • /
    • 1998.07d
    • /
    • pp.1367-1369
    • /
    • 1998
  • To achieve the ULSI goals of higher density, greater performance and operation speed have been scaled down. However, the reduction of channel length cause undesirable problems such as drop of punchthrough voltage, hot-carrier degradation and high leakage current, etc.. It is shown that the device characteristics depend on process parameters. In this Paper, we catched hold of trends of hot-carrier effects and punchthrough voltages due to variation of some process parameters such as LDD doses(P), spacer lengths, channel doses($BF_2$) and $V_T$ adjusting channel implantation energies using design trend curve (DTC). As the LDD and channel doses increased, hot-carrier phenomena became more severe, and punchthrough voltage was decreased. It were represented that punchthrough and hot carrier effects were critically depend on LDD and channel doses.

  • PDF

Fabrications and properties of MFIS capacitor using $LiNbO_3$/AIN structure ($LiNbO_3$/AIN 구조를 이용한 MFIS 커패시터의 제작 및 특성)

  • 이남열;정순원;김용성;김진규;정상현;김광호;유병곤;이원재;유인규
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.743-746
    • /
    • 2000
  • Metal-ferroelectric-insulator-semiconductor(MFIS) devices using Pt/$LiNbO_3$/Si structure were successfully fabricated. The dielectric constant of the AIN film calculated from the capacitance in the accumulation region in the capacitance-voltage(C-V) curve was about 8.2. The gate leakage current density of MIS devices using a aluminum electrode showed the least value of 1$\times$$1O^{-8}$A/$cm^2$ order at the electric field of 500kV/cm. The dielectric constant of $LiNbO_3$film on AIN/Si structure was about 23 derived from 1MHz capacitance-voltage (C-V) measurement and the resistivity of the film at the field of 500kV/cm was about 5.6$\times$ $1O^{13}$ $\Omega$.cm.

  • PDF

Preparation of $Ba_{1-x}Sr_xTiO_3$thin films by metal by metal-organic chemical vapor deposition and electrical properties. (Preparation of $Ba_{1-x}Sr_xTiO_3$ thin films by metal-organic chemical vapor deposition and electrical properties)

  • Yoon, Jong-Guk;Yoon, Soon-Gil;Lee, Won-Jae;Kim, Ho-Gi
    • Journal of the Korean Vacuum Society
    • /
    • v.5 no.1
    • /
    • pp.62-66
    • /
    • 1996
  • $(Ba_{1-x}Sr_xTiO_3$ (BST) thin films have been grown on Pt-coated MgO by metal -organic chemical vapor deposition. X-ray diffraction results showed that BST films were grown on a Pt/MgO substrate with (100) preferred orientation perpendicular to the surface. The lineawr relationship of P-E curve obtained form hysteresis loop measurement indicated that the BST films had a Curie transitions below room temperature . Films deposited at $900^{\circ}C$ exhibited a smooth and dense microstructure, a dielectric constant of 202, and a dissipation facotr of 0.02 at 100kHz. The leakage current density of the BST films is about $2\times10^{-10} \;A/\textrm{cm}^2$$ at an applied electric field of 0.2 MV/cm. The electrical behavior on the current-voltage characteristics is well explained by the bulk-limited Pool-Frenkel emission.

  • PDF

Fabrication of Soda Borosilicate Class-Coated Electrostatic Chucks (소다붕규산염유리 도포형 정전척의 제조)

  • 방재철
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.9 no.1
    • /
    • pp.49-52
    • /
    • 2002
  • This study demonstrated the feasibility of tape casting method to fabricate soda borosilicate glass-coated stainless steel electrostatic chucks(ESC) for low temperature semiconductor processes. Glass coating on the stainless steel substrate was 125 $\mu\textrm{m}$ thick. The adhesion of glass coating was found to be excellent such that it was able to withstand temperature cycling to over $300^{\circ}C$ without cracking and delamination. The electrostatic clamping pressure generally followed the theoretical voltage-squared curve except at elevated temperatures and high applied voltages. The deviations at elevated temperatures and high applied voltages are due to increased leakage current as the electrical resistivity of glass coating drops.

  • PDF

Preparation and Characterization of MFIS Using PT/BFO/$HFO_2$/Si Structures

  • Kim, Kwi-Junga;Jeong, Shin-Woo;Han, Hui-Seong;Han, Dae-Hee;Jeon, Ho-Seung;Im, Jong-Hyun;Park, Byung-Eun
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.80-80
    • /
    • 2009
  • Recently, multiferroics have attracted much attention due to their numorous potentials. In this work, we attemped to utilize the multiferroics as an alternative material for ferroelectrics. Ferroelectric materials have been stadied to ferroelectric random access memories, however, some inevitable problems prevent it from inplementation. multiferroics shows a ferroelectricity and has low process temperature $BiFeO_3$(BFO) films have good ferroelectric properties but poor leakage characterization. Thus we tried, in this work, to adopt $HfO_2$ insulating layer for metal-ferroelectric-insulator-semiconductor(MFMIS) structure to surpress to leakage current. $BiFeO_3$(BFO) thin films were fabricared by using a sol-gel method on $HfO_2/Si$ structure. Ferroelectric BFO films on a p-type Si(100)wafer with a $HfO_2$ buffer layer have been fabricated to form a metal-ferroelectric-insulator-semiconductor (MFIS) structure. The $HfO_2$ insulator were deposited by using a sol-gel method. Then, they were carried out a rapid thermal annealing(RTA) furnace at $750\;^{\circ}C$ for 10 min in $N_2$. BFO films on the $HfO_2/Si$ structures were deposited by sol-gel method and they were crystallized rapid thermal annealing in $N_2$ atomsphere at $550\;^{\circ}C$ for 5 min. They were characterized by atomic force microscopy(AFM) and Capacitance-voltage(C-V) curve.

  • PDF