• Title/Summary/Keyword: LDPC 복호기

Search Result 105, Processing Time 0.02 seconds

Implementation of LDPC Decoder using High-speed Algorithms in Standard of Wireless LAN (무선 랜 규격에서의 고속 알고리즘을 이용한 LDPC 복호기 구현)

  • Kim, Chul-Seung;Kim, Min-Hyuk;Park, Tae-Doo;Jung, Ji-Won
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.12
    • /
    • pp.2783-2790
    • /
    • 2010
  • In this paper, we first review LDPC codes in general and a belief propagation algorithm that works in logarithm domain. LDPC codes, which is chosen 802.11n for wireless local access network(WLAN) standard, require a large number of computation due to large size of coded block and iteration. Therefore, we presented three kinds of low computational algorithms for LDPC codes. First, sequential decoding with partial group is proposed. It has the same H/W complexity, and fewer number of iterations are required with the same performance in comparison with conventional decoder algorithm. Secondly, we have apply early stop algorithm. This method reduces number of unnecessary iterations. Third, early detection method for reducing the computational complexity is proposed. Using a confidence criterion, some bit nodes and check node edges are detected early on during decoding. Through the simulation, we knew that the iteration number are reduced by half using subset algorithm and early stop algorithm is reduced more than one iteration and computational complexity of early detected method is about 30% offs in case of check node update, 94% offs in case of check node update compared to conventional scheme. The LDPC decoder have been implemented in Xilinx System Generator and targeted to a Xilinx Virtx5-xc5vlx155t FPGA. When three algorithms are used, amount of device is about 45% off and the decoding speed is about two times faster than convectional scheme.

Decision Feedback Equalizer Based on LDPC Code for Fast Processing and Performance Improvement (고속 처리와 성능 향상을 위한 LDPC 코드 기반 결정 궤환 등화기)

  • Kim, Do-Hoon;Choi, Jin-Kyu;Ryu, Heung-Gyoon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.23 no.1
    • /
    • pp.38-46
    • /
    • 2012
  • In this paper, we propose a decision feedback equalizer based on LDPC(Low Density Parity Check) code for the fast processing and performance improvement in OFDM system. LDPC code has good error correcting capability and its performance approaches the Shannon capacity limit. However, it has longer parity check matrix and needs more iteration numbers. In our proposed system, MSE(Mean Square Error) of signal between decision device and decoder is fed back to equalizer. This proposed system can improve BER performance because it corrects estimated channel response more accurately. In addition, the proposed system can reduce complexity because it has a lower number of iterations than system without feedback at the same performance. Simulation results evaluate and show the performance of OFDM system with the CFO and phase noise in multipath channel.

A Study on FTN Decoding Method for High Throughput Satellite Communication (고전송율 위성통신을 위한 FTN 신호 복호 기법 연구)

  • Kwon, Hae-Chan;Jung, Ji-Won
    • Journal of Navigation and Port Research
    • /
    • v.38 no.3
    • /
    • pp.211-216
    • /
    • 2014
  • In this paper, high throughput method is studied to provide floating objects with broadband service as ship by using satellite. In recent, satellite broadcastings standard is based on DVB-S3 for communication service using wireless device on navigation communication by satellite. LDPC codes are iterative coding algorithm proposed in DVB-S3. In this paper, FTN technique is applied to LDPC codes with 8-PSK modulation and then present the method to alleviate performance degradation due to FTN through BICM-ID. BICM-ID is the method to improve performance by calculating a new LLR from hard-decision value of decoder output. DVB-S2 system with 8-PSK modulation and FTN technique based on iterative decoding had a better performance than DVB-S2 with 8-PSK modulation and FTN technique over Gaussian channels.

Performance of LDPC with Message-Passing Channel Detector for Perpendicular Magnetic Recording Channel (수직자기기록 채널에서 LDPC를 이용한 메시지 전달 방식의 채널 검출 성능비교)

  • Park, Dong-Hyuk;Lee, Jae-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.33 no.4C
    • /
    • pp.299-304
    • /
    • 2008
  • For perpendicular magnetic recording channels, it is hard to expect improving the performance by using the PRML or NPML. Hence, we exploit LDPC code to improve the performance. In this paper, we examine a single message-passing detector/decoder matched to the combination of a perpendicular magnetic recording channel detector and an LDPC code decoder. We examine the performance of channel iteration with joint LDPC code on perpendicular magnetic recording channel, and simplify the complexity of the message-passing detector algorithm.

Parallel LDPC Decoder for CMMB on CPU and GPU Using OpenCL (OpenCL을 활용한 CPU와 GPU 에서의 CMMB LDPC 복호기 병렬화)

  • Park, Joo-Yul;Hong, Jung-Hyun;Chung, Ki-Seok
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.11 no.6
    • /
    • pp.325-334
    • /
    • 2016
  • Recently, Open Computing Language (OpenCL) has been proposed to provide a framework that supports heterogeneous computing platforms. By using an OpenCL framework, digital communication systems can support various protocols in a unified computing environment to achieve both high portability and high performance. This article introduces a parallel software decoder of Low Density Parity Check (LDPC) codes for China Multimedia Mobile Broadcasting (CMMB) on a heterogeneous platform. Each step of LDPC decoding has different parallelization characteristics. In this paper, steps suitable for task-level parallelization are executed on the CPU, and steps suitable for data-level parallelization are processed by the GPU. To improve the performance of the proposed OpenCL kernels for LDPC decoding operations, explicit thread scheduling, loop-unrolling, and effective data transfer techniques are applied. The proposed LDPC decoder achieves high performance by using heterogeneous multi-core processors on a unified computing framework.

LDPC Decoding Algorithm for Multi-level Modulation Scheme (멀티레벨 변조방식에서 LDPC 복호 알고리즘)

  • Lee In-Ki;Jung Ji-Won;Choi Duk-Gun;Choi Ean-A;Chang Dae-Ig;Oh Duk-Gil
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.6C
    • /
    • pp.434-441
    • /
    • 2005
  • For LDPC decoding, received symbols are splitted bit by bit based using the received in-phase and quadrature components. The method of bit-splitting is affected on decoding performance because its method depend on distance over symbol constellation. Therefore this paper propose the bit split method using the sector information with sacrifice a little performance loss compared to Euclidean distance method. Futhermore DVB-S2 specification supports BC(Backward Compactible) mode which using the hierarchical modulation method, this paper also analyze the decoding performance according to deviation angle of 8PSK constellation for various LDPC coding rates.

Efficient LDPC Decoder for Digital Vedio Broadcasting Systems (디지털 방송 시스템을 위한 효율적인 LDPC 복호기 설계)

  • Jang, Soohyun;Seo, Jeongwook;Kim, Hyunsik;Lee, Yeonsung;Jung, Yunho
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2011.11a
    • /
    • pp.209-210
    • /
    • 2011
  • In this paper, an area-efficient architecture of LDPC Decoder is proposed for DVB (Digital Video Broadcasting) 2.0 systems. The proposed LDPC Decoder was designed in hardware description language (HDL) and implemented with Xilinx Virtex-5 FPGA. With the proposed architecture, the number of slices for the decoder is 56122 and the number of block RAM is 135.

  • PDF

A Hybrid Decoding Algorithm for MPE-FEC based on DVB-SSP (DVB-SSP 기반 혼합형 MPE-FEC 복호 알고리즘)

  • Park, Tae-Doo;Kim, Min-Hyuk;Kim, Nam-Soo;Kim, Chul-Sung;Jung, Ji-Won;Lee, Seong-Ro
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.9C
    • /
    • pp.848-854
    • /
    • 2009
  • DVB-SSP is a new broadcasting system for hybrid satellite communications, which supports mobile handhold systems and fixed terrestrial systems. An upper layer, including erasure Reed-Solomon error correction combined with cyclic redundancy check. However, a critical factor must be considered in upper layer decoding. If there is only one bit error in an IP packet, the entire IP packet is considered as unreliable bytes, even if it contains correct bytes. If, for example, there is one real byte error, in an If packet of 512 bytes, 511 correct bytes are erased from the frame. Therefore, this paper proposed upper layer decoding methods; hybrid decoding. By means of simulation we show that the performance of the proposed decoding algorithm is superior to that of the conventional one in AWGN channel and TI channel.

Complexity of Distributed Source Coding using LDPCA Codes (LDPCA 부호를 이용한 실용적 분산 소스 부호화의 복호복잡도)

  • Jang, Min;Kang, Jin-Whan;Kim, Sang-Hyo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.4C
    • /
    • pp.329-336
    • /
    • 2010
  • Distributed source coding (DSC) system moves computational burden from encoder to decoder, so it takes higher decoding complexity. This paper explores the problem of reducing the decoding complexity of practical Slepian-Wolf coding using low-density parity check accumulate (LDPCA) codes. It is shown that the convergence of mean magnitude (CMM) stopping criteria for LDPC codes help reduce the 85% of decoding complexity under the 2% of compression rate loss, and marginal initial rate request reduces complexity below complexity minimum bound. Moreover, inter-rate stopping criterion, modified for rate-adaptable characteristic, is proposed for LDPCA codes, and it makes decoder perform less iterative decoding than normal stopping criterion does when channel characteristic is unknown.

Algorithm of MPE-FEC decoding base on LLR method (LLR 방식의 MPE-FEC 복호 알고리즘)

  • Kim, Chul-seung;Kim, Min-hyuk;Park, Tae-doo;Kim, Nam-soo;Jung, Ji-won
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2009.04a
    • /
    • pp.1296-1299
    • /
    • 2009
  • 본 논문은 이동체에 대한 위성방송 및 인터넷 서비스를 지속적으로 제공하기 위해 기존의 DVB-S2 표준화에 DVB-H 와 DVB-T 를 결합한 새로운 DVB-SSP 표준화에 대한 연구를 하고 있다. 이동형 DVB-S2의 표준화는 DVB-SSP 라 불리며 최근에는 DVB-SH로 불리고 있다. 이는 이동체에 대해서 위성을 이용한 통신 방식을 규정하고 있으며, physical layer 와 upper layer 의 두 단계로 부호화 및 복호화하는 방식인 cross layer 부호화 방식을 적용하고 있다. 기존의 방식 경우, LDPC 복호후 CRC 검사를 수행하여 수신된 데이터에서 1 bit 의 오류에도 IP 패킷 모두를 삭제함으로써 복호시 비효율성을 나타낼 수 있다. 따라서 본 논문에서는 LDPC 복호기에 출력되는 LLR 값을 이용하여 IP 패킷 전체를 삭제하는 것이 아니라 LLR 값이 낮은 비트만 선택적으로 삭제하는 방식을 제안하며, 이를 시뮬레이션하여 기존의 CRC 방식과 비교하였다.