Proceedings of the Korean Society of Broadcast Engineers Conference (한국방송∙미디어공학회:학술대회논문집)
- 2011.11a
- /
- Pages.209-210
- /
- 2011
Efficient LDPC Decoder for Digital Vedio Broadcasting Systems
디지털 방송 시스템을 위한 효율적인 LDPC 복호기 설계
- Jang, Soohyun (School of ETCE, Korea Aerospace University) ;
-
Seo, Jeongwook
(KETI (Korea Electronics Technology Institute))
;
-
Kim, Hyunsik
(KETI (Korea Electronics Technology Institute))
;
-
Lee, Yeonsung
(KETI (Korea Electronics Technology Institute))
;
-
Jung, Yunho
(School of ETCE, Korea Aerospace University)
- Published : 2011.11.03
Abstract
In this paper, an area-efficient architecture of LDPC Decoder is proposed for DVB (Digital Video Broadcasting) 2.0 systems. The proposed LDPC Decoder was designed in hardware description language (HDL) and implemented with Xilinx Virtex-5 FPGA. With the proposed architecture, the number of slices for the decoder is 56122 and the number of block RAM is 135.
Keywords