• 한국세라믹학회지
• /
• 제37권7호
• /
• pp.686-692
• /
• 2000

Tin-doped In2O3 (ITO) films were fabricated using a d.c. magnetron reactive sputteirng of a In-10 wt% Sn alloy target in an Ar and O2 gas mixture. To understand the behavior of the carrier mobility in ITO films with O2 partial pressure, the resistivity, carrier concentration and mobility, film density, and intrinsic stress in the films were measured with O2 partial pressure. It was found experimentally that the carrier mobility increased rapidly as the film density increased. In the ITO film with the density close to theoretical one, the mean free path was the same as the columnar diameter. This indicated that the mobility in ITO films was strongly influenced by the crystall size. However, in the case where the film density was smaller than a theoretical density, the mean free paths were also smaller the columnar diameter. It was analyzed that the electron scattering at pores and holes within the crystalline was the major obstacle for electron conduction in ITO films. The measurement of intrinsic stress in ITO films also made it clear that the density of ITO films was controlled by the bombardment of oxygen neutrals on the growing film.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2013년도 제44회 동계 정기학술대회 초록집
• /
• pp.543-543
• /
• 2013

Thin-film transistors (TFTs) based on oxide semiconductors have been regarded as promising alternatives for conventional amorphous and polycrystalline silicon TFTs. Oxide TFTs have several advantages, such as low temperature processing, transparency and high field-effect mobility. Lots of oxide semiconductors for example ZnO, SnO2, In2O3, InZnO, ZnSnO, and InGaZnO etc. have been researched. Particularly, zinc-tin oxide (ZTO) is suitable for channel layer of oxide TFTs having a high mobility that Sn in ZTO can improve the carrier transport by overlapping orbital. However, some issues related to the ZTO TFT electrical performance still remain to be resolved, such as obtaining good electrical contact between source/drain (S/D) electrodes and active channel layer. In this study, the bottom-gate type ZTO TFTs with staggered structure were prepared. Thin films of ZTO (40 nm thick) were deposited by DC magnetron sputtering and performed at room temperature in an Ar atmosphere with an oxygen partial pressure of 10%. After annealing the thin films of ZTO at $400^{\circ}C$ or an hour, Cu, Mo, ITO and Ti electrodes were used for the S/D electrodes. Cu, Mo, ITO and Ti (200 nm thick) were also deposited by DC magnetron sputtering at room temperature. The channel layer and S/D electrodes were defined using a lift-off process which resulted in a fixed width W of 100 ${\mu}m$ and channel length L varied from 10 to 50 ${\mu}m$. The TFT source/drain series resistance, the intrinsic mobility (${\mu}i$), and intrinsic threshold voltage (Vi) were extracted by transmission line method (TLM) using a series of TFTs with different channel lengths. And the performances of ZTO TFTs were measured by using HP 4145B semiconductor analyzer. The results showed that the Cu S/D electrodes had a high intrinsic field effect mobility and a low effective contact resistance compared to other electrodes such as Mo, ITO and Ti.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2010년도 제39회 하계학술대회 초록집
• /
• pp.110-110
• /
• 2010

현재 박막 트랜지스터는 비정질 실리콘 기반의 개발이 주를 이루고 있으며, 이 비정질 실리콘은 성막공정이 간단하고 대면적에 용이하지만 전기적인 특성이 우수하지 않기 때문에 디스플레이의 적용에 어려움을 겪고 있다. 이에 따라 poly-Si을 이용한 박막 트랜지스터의 연구가 진행되고 있는데, 이는 공정온도가 높고, 대면적에의 응용이 어렵다. 따라서 앞으로 저온 공정이 가능하며 대면적 응용이 용이한 박막 트랜지스터의 연구가 필수적이다. 한편 최근 박막 트랜지스터의 채널층으로 사용되는 물질에는 oxide 기반의 ZnO, SnO2, In2O3 등이 주로 사용되고 있고, 보다 적합한 채널층을 찾기 위한 연구가 많이 진행되어 왔다. 최근 Hosono 연구팀에서 IGZO를 채널층으로 사용하여 high mobility, 우수한 on/off ratio의 특성을 가진 소자 제작에 성공함으로써 이를 시작으로 IGZO의 연구 또한 세계적으로 활발한 연구가 이루어지고 있다. 특히, ZnO는 wide band gap (3.37eV)을 가지고 있어 적외선 및 가시광선의 투과율이 좋고, 전기 전도성과 플라즈마에 대한 내구성이 우수하며, 낮은 온도에서도 성막이 가능하다는 특징을 가지고 있다. 그러나 intrinsic ZnO 박막은 bias stress 같은 외부 환경이 변했을 경우 전기적인 성질의 변화를 가져올 뿐만 아니라 고온에서의 공정이 불안정하다는 요인을 가지고 있다. ZnO의 전기적인 특성을 개선하기 위해 본 연구에서는 hafnium을 doping한 ZnO을 channel layer로 소자를 제작하고 전기적 특성을 평가하였다. 이를 위해 DC magnetron sputtering을 이용하여 ZnO 기반의 박막 트랜지스터를 제작하였다. Staggered bottom gate 구조로 ITO 물질을 전극으로 사용하였으며, 제작된 소자는 semiconductor analyzer를 이용하여 출력특성과 전이 특성을 평가하였으며, ZnO channel layer 증착시 hafnium이 도핑 되는 양을 조절하여 소자를 제작한 후 intrinsic ZnO의 소자 특성과 비교 분석하였다. 그 결과 hafnium을 doping 시킨 소자의 field effect mobility가 $6.42cm^2/Vs$에서 $3.59cm^2/Vs$로 낮아졌지만, subthreshold swing 측면에서는 1.464V/decade에서 0.581V/decade로 intrinsic ZnO 보다 좋은 특성을 나타냄을 알 수 있었다. 그리고 intrinsic ZnO의 경우 외부환경에 대한 안정성 문제가 대두되고 있는데, hafnium을 도핑한 ZnO의 경우 temperature, bias temperature stability, 경시변화 등의 다양한 조건에서의 안정성이 확보된다면 intrinsic ZnO 박막트랜지스터의 문제점을 해결할 수 있는 물질로 될 것이라고 기대된다.

• The Journal of Korean Physical Therapy
• /
• 제15권2호
• /
• pp.157-167
• /
• 2003

Falls are a leading cause of injury, disability and death among people older than 65. Even without injury, falls cause a loss of confidence that results in reduced physical activity, increased dependency and social withdrawal. Fall prevention in the eldery people is a multifaced task that includes both the identification of risk factors and their modification strategies. Fall risk factors have been identified as both intrinsic and extrinsic. Intrinsic factors are those related to the physical and cognitive function of the person. Extrinsic factors are those which are included in the environmental hazards of everyday life. Combinations of interventions aimed at modifying both intrinsic and extrinsic risk factors can result in significant fall prevention in the geriatric population. This article selectively reviews the literature reporting exercise intervention to improve strength, balance and mobility.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 추계학술대회 논문집 전기물성,응용부문
• /
• pp.34-35
• /
• 2006

Transparent ZnO thin film transistor (TFT) is fabricated on the glass substrates. The device consists of a high mobility intrinsic ZnO as a semiconductor active channel, Ga doped ZnO (GZO) as an electrode, $HfO_2$ as a gate insulator. GZO and $HfO_2$ layers are prepared by using a pulsed laser deposition and intrinsic ZnO layers are fabricated by using an rf-magnetron sputtering, respectively. The transparent TFT is highly transparent (> 87 %) and exhibits n-channel, enhancement mode behavior with a field-effect mobility as large as $11.7\;cm^2/Vs$ and a drain current on-to-off ratio of about $10^5$.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2016년도 제50회 동계 정기학술대회 초록집
• /
• pp.280.2-280.2
• /
• 2016

The graphene, a single atomic sheet of graphite, has attracted tremendous interest owing to its novel properties including high intrinsic mobility, optical transparency and flexibility. However, for more diverse application of graphene devices, it is essential to tune its transport behavior by shifting Dirac Point (DP) of graphene. So, in the following context, we suggest a method to tune structural and electronic properties of graphene using atomic layer deposition. By atomic layer deposition of zinc oxide (ZnO) on graphene using 4-mercaptophenol as linker, we can fabricate n-doped graphene. Through ${\pi}-{\pi}$ stacking between chemically inert graphene and 4-mercaptophenol, conformal deposition of ZnO on graphene was enabled. The electron mobility of graphene TFT increased more than 3 times without considerably decreasing the hole mobility, compared to the pristine graphene. Also, it has high air stability. This ZnO doping method by atomic layer deposition can be applicable to large scale array of CVD graphene TFT.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2013년도 제44회 동계 정기학술대회 초록집
• /
• pp.659-659
• /
• 2013

Recently, graphene has been intensively studied due to the fascinating physical, chemical and electrical properties. It shows high carrier mobility, high current density, and high thermal conductivity compare with conventional semiconductor materials even it has single atomic thickness. Especially, since graphene has fantastic electrical properties many researchers are believed that graphene will be replacing Si based technology. In order to realize it, we need to prepare the large and uniform graphene. Chemical vapor deposition (CVD) method is the most promising technique for synthesizing large and uniform graphene. Unfortunately, CVD method requires transfer process from metal catalyst. In transfer process, supporting polymer film (Such as poly (methyl methacrylate)) is widely used for protecting graphene. After transfer process, polymer layer is removed by organic solvents. However, it is impossible to remove it completely. These organic residues on graphene surface induce quality degradation of graphene since it disturbs movement of electrons. Thus, in order to get an intrinsic property of graphene completely remove of the organic residues is the most important. Here, we introduce modified wet graphene transfer method without PMMA. First of all, we grow the graphene from Cu foil using CVD method. And then, we deposited several metal films on graphene for transfer layer instead of PMMA. Finally, we fabricate graphene FET devices. Our approaches show low defect density and non-organic residues in comparison with PMMA coated graphene through Raman spectroscopy, SEM and AFM. In addition, clean graphene FET shows intrinsic electrical characteristic and high carrier mobility.

• 센서학회지
• /
• 제30권6호
• /
• pp.441-445
• /
• 2021

The components affecting the extrinsic transconductance (g_{m_ext}) in In_0.7Ga_0.3As quantum-well (QW) high-electron-mobility transistors (HEMTs) on an InP substrate were investigated. First, comprehensive modeling, which only requires physical parameters, was used to explain both the intrinsic transconductance (g_{m_int}) and the g_{m_ext} of the devices. Two types of In_0.7Ga_0.3As QW HEMT were fabricated with gate lengths ranging from 10 ㎛ to sub-100 nm. These measured results were correlated with the modeling to describe the device behavior using analytical expressions. To study the effects of the components affecting g_{m_int}, the proposed approach was extended to projection by changing the values of physical parameters, such as series resistances (R_S and R_D), apparent mobility (𝜇_{n_app}), and saturation velocity (𝜈_sat).

• BMB Reports
• /
• 제41권5호
• /
• pp.394-399
• /
• 2008

Multiple sequence alignments of the Bombyx mori fibroin light chain gene (fib-L) from hybrids and from Chinese and Japanese strains demonstrated that 51.6% of the fib-L third intron is conserved. One of these conserved segments, 41 bp long, contains the sequence CGTTATTATACATATT, which is duplicated in the B. mori Nd-$s^D$ mutant. In the present work, electrophoretic mobility assays and computational analyses revealed a major peak of intrinsic bent DNA within the segment that undergoes breakage in the previously-described Nd-$s^D$ mutation. This result suggested that this intrinsically-curved region might mediate DNA cleavage and enhance recombination events in the third intron of the Bombyx mori fib-L gene.

• 한국신재생에너지학회:학술대회논문집
• /
• 한국신재생에너지학회 2006년도 춘계학술대회
• /
• pp.214-217
• /
• 2006

p-type 비정질 실리콘 에미터와 n-type 실리콘 기판의 계면에 intrinsic 비정질 실리콘을 증착함으로써 계면의 재결합을 억제하여 20%가 넘는 효율을 보이는 이종접합 태양전지가 Sanyo에 의해 처음 제시된 후 intrinsic layer에 대한 연구가 많이 진행되어 왔다. 하지만 p-type wafer의 경우는 n-type에 비해 intrinsic buffer의 효과가 미미하거나 오히려 특성을 저하시킨다는 보고가 있으며 그 이유로는 minority carrier에 대한 barrier가 상대적으로 낮다는 것과 partial epitaxy가 발생하기 때문으로 알려져 있다. 본 연구에서는 partial epitaxy를 억제하기 위한 방법으로 증착 온도를 낮추고 QSSPC를 사용하여 minority carrier lifetime을 측정함으로써 각 온도에 따른 passivation 특성을 평가하였다. 또한 SiH4에 H2를 섞어서 증착하였을 경우 각 dilution ratio(H2 flow/SiH4 flow)에서의 passivation 특성 또한 평가하였다. 기판 온도 $100^{\circ}C$에서 증착된 샘플의 lifetime이 가장 길었으며 그 이하와 이상에서는 lifetime이 감소하는 경향을 보였다 낮은 온도에서는 박막 자체의 결함이 증가하였기 때문이며 높은 온도에서는 partial epitaxy의 영향으로 추정된다. H2 dilution을 하여 증착한 샘플의 경우 SiH4만 가지고 증착한 샘플보다 훨씬 높은 lifetime을 가졌다 이 또한 박막 FT-IR결과로부터 H2 dilution을 한 경우 compact한 박막이 형성되는 것을 확인할 수 있었는데 radical mobility 증가에 의한 박막 특성 향상이 원인으로 생각된다.