• Title/Summary/Keyword: Interrupt

Search Result 477, Processing Time 0.028 seconds

A Study on the Development of Abnormal Power Source Generator to Evaluate Electronic Appliances (시험용 이상전원(異狀電源) 발생장치의 개발에 관한 연구)

  • Park, Chan-Won;Rho, Jea-Kwan
    • Journal of Industrial Technology
    • /
    • v.24 no.A
    • /
    • pp.83-90
    • /
    • 2004
  • Generally, electronic appliances are used on the basis of normal power source supply. The power source inevitably includes the abnormal condition, such as, sudden voltage sagging, power interrupt, and induced noises. As the electronic appliances which include micro-controller-based circuits are being increased recently, the controller circuit sometimes malfunctions by the abnormal condition of the power source. This situation causes serious problems such as hitch of electric appliance, fire and medical instrument glitch, which produces serious situations. In this paper, development of power interrupt tester which is highly suitable for an endurance test device under abnormal power source to microprocessor-based circuits is proposed 89C2051 microcontroller is performed to make power interrupt signal, and software controls peripheral hardwares and built-in functions. Experimental results of this study will offer a good application to electronic appliance maker as a test device of hardware and software debugging use.

  • PDF

A Study on Energy Savings in a Network Interface Card Based on Optimization of Interrupt Coalescing (인터럽트 병합 최적화를 통한 네트워크 장치 에너지 절감 방법 연구)

  • Lee, Jaeyoul;Han, Jaeil;Kim, Young Man
    • Journal of Information Technology Services
    • /
    • v.14 no.3
    • /
    • pp.183-196
    • /
    • 2015
  • The concept of energy-efficient networking has begun to spread in the past few years, gaining increasing popularity. A common opinion among networking researchers is that the sole introduction of low consumption silicon technologies may not be enough to effectively curb energy requirements. Thus, for disruptively boosting the network energy efficiency, these hardware enhancements must be integrated with ad-hoc mechanisms that explicitly manage energy saving, by exploiting network-specific features. The IEEE 802.3az Energy Efficient Ethernet (EEE) standard is one of such efforts. EEE introduces a low power mode for the most common Ethernet physical layer standards and is expected to provide large energy savings. However, it has been shown that EEE may not achieve good energy efficiency because mode transition overheads can be significant, leading to almost full energy consumption even at low utilization levels. Coalescing techniques such as packet coalescing and interrupt coalescing were proposed to improve energy efficiency of EEE, but their implementations typically adopt a simple policy that employs a few fixed values for coalescing parameters, thus it is difficult to achieve optimal energy efficiency. The paper proposes adaptive interrupt coalescing (AIC) that adopts an optimal policy that could not only improve energy efficiency but support performance. AIC has been implemented at the sender side with the Intel 82579 network interface card (NIC) and e1000e Linux device driver. The experiments were performed at 100 M bps transfer rate and show that energy efficiency of AIC is improved in most cases despite performance consideration and in the best case can be improved up to 37% compared to that of conventional interrupt coalescing techniques.

Performance Enhancement of AODV Routing Protocol Based on Interrupt Message and Backup Path Strategy in MANET (MANET환경에서 Interrupt Message와 Backup path 기법에 기반한 AODV의 성능개선)

  • Lee, Yun-kyung;Kim, Ju-gyun
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.40 no.7
    • /
    • pp.1313-1329
    • /
    • 2015
  • In MANET, frequent route breaks lead to repeated route discovery process and this increases control packet overhead and packet drop. AODV-I improves performance of AODV by using the event driven approach which removes periodic Hello message. Unlike the Hello message, Interrupt message which is sent for each event can detect and predict the link failure because it allows node to know the status of the neighbor node. From this characteristics of Interrupt message, performance of AODV-I can be further improved by adding a processing procedures for each type of Interrupt message and it is also possible to improve AODV-I by adding the Backup path scheme because it originally has problems due to a single path of AODV. In this paper, we propose AODV-IB that combines improved Backup path scheme and Interrupt message approach of AODV-I in order to reduce transmission delay and the number of route discoveries. AODV-IB improves AODV-I by adding proper processing procedures for the link failure prediction and detection for each Interrupt message. We also implement improved Backup path strategy in AODV-IB by minimizing delay without additional Control packet. Simulation results, using the simulator QualNet 5.0, indicate that proposed AODV-IB performs better than AODV-I.

Design of Fuse-Link Structure & Fe-Ni Alloy Element's Shape to Increase an Interrupt Rating of a Semi-Enclosed Type Fuse (반밀폐형 퓨즈의 차단용량 상승을 위한 Fe-Ni 합금 가용체의 형상 및 퓨즈링크 구조 설계)

  • Kim, Seong-Ju;Kim, Doe-Hoon;Kang, Chang-Yong
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.67 no.5
    • /
    • pp.644-650
    • /
    • 2018
  • According to a miniaturization and integration of electric device, a little size of fuse satisfying the current carrying capacity as well as an explosive tolerance and current interrupt rating are required. Fe-Ni alloy is applied to decrease an oxidation of fuse elements. A resistance and T.C.R(temperature coefficient of resistance) of a fuse are analyzed by changing a content of Ni And full rated current I-T curve from 1A to 6.3A has been tested. In order to an explosive energy, a straight wire type is selected to reduce a fuse melting time. An interrupt rating test was conducted by changing a content of Ni and the optimal content of Ni is to be 40%.

Maximum Stack Memory Usage Estimation Through Target Binary File Analysis in Microcontroller Environment (마이크로컨트롤러 환경에서 타깃 바이너리 파일 분석을 통한 최대 스택 메모리 사용량 예측 기법)

  • Choi, Kiho;Kim, Seongseop;Park, Daejin;Cho, Jeonghun
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.12 no.3
    • /
    • pp.159-167
    • /
    • 2017
  • Software safety is a key issue in embedded system of automotive and aviation industries. Various software testing approaches have been proposed to achieve software safety like ISO26262 Part 6 in automotive environment. In spite of one of the classic and basic approaches, stack memory is hard to estimating exactly because of uncertainty of target code generated by compiler and complex nested interrupt. In this paper, we propose an approach of analyzing the maximum stack usage statically from target binary code rather than the source code that also allows nested interrupts for determining the exact stack memory size. In our approach, determining maximum stack usage is divided into three steps: data extraction from ELF file, construction of call graph, and consideration of nested interrupt configurations for determining required stack size from the ISR (Interrupt Service Routine). Experimental results of the estimation of the maximum stack usage shows proposed approach is helpful for optimizing stack memory size and checking the stability of the program in the embedded system that especially supports nested interrupts.

Method of data processing through polling and interrupt driven I/O on device data (디바이스 데이터 입출력에 있어서 폴링 방식과 인터럽트 구동 방식의 데이터 처리 방법)

  • Koo, Cheol-Hea
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.33 no.9
    • /
    • pp.113-119
    • /
    • 2005
  • The methods that are used for receiving data from attached devices under real-time preemptive multi-task operating system (OS) by general processors can be categorized as polling and interrupt driven. The technical approach to these methods may be different due to the application specific scheduling policy of the OS and the programming architecture of the flight software. It is one of the most important requirements on the development of the flight software to process the data received from satellite subsystems or components with the exact timeliness and accuracy. This paper presents the analysis of the I/O method of device related scheduling mechanism and the reliable data I/O methods between processor and devices.

Visual Telephone System of Differential Task Interrupt Method (차등 태스크 인터럽트 방식의 영상단말 시스템)

  • 박배욱;정하재;오창석
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.6 no.5
    • /
    • pp.739-746
    • /
    • 2002
  • In this paper, a new visual telephone system which has a differential task interrupt transfer feature for real time video phone service is presented. Owing to the result of Interrupt transfer of different speed according to the time critical degree of tasks, the flow of audio and video data stream can be kept as constant speed in other word that means video phone services are carried out in real time. The ITU-T H.32x visual telephone recommendations are first analyzed, and the unsatisfactory items of existing systems are second inquired the cause, such as performance, quality. And then the design concept and ideas which enable it to solve them are third devised, the next, the new architecture of visual telephone system for real time video phone source are designed, which make it possible to solve the existing problems by means of different tasks interrupt transfer method.

Experimental Study on the Keyboard Scanned Algorithm by a Microprocessor-Based Interrupt Control Method (마이크로프로세서 기반 인터럽트 제어방법에 의한 키보드 스캔 알고리즘에 관한 실험적 연구)

  • Lee, young-wook
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2010.05a
    • /
    • pp.272-273
    • /
    • 2010
  • The method of interrupt control is attempted to recognize the button-pushed result from a keyboard scan through control of 30ms appropriate period instead of key scan control method for a microprocessor system. This experimental study shows the reduced processing load of a microprocessor and prevention of the error by an algorithm when the keyboard buttons are both pushed at the same time as we recognize the result of a keyboard scanning by an interrupt method. In addition, an algorithm is provided to recognize the result of scanning by C programming as the keyboard button of a microprocessor system is pushed.

  • PDF

Development of Power Interrupt Tester using Microcontroller (마이크로 콘트롤러를 이용한 전원순단(電源瞬斷) 시험장치(試驗裝置)의 개발(開發)에 관한 연구(硏究))

  • Park, C.W.;Shin, H.J.;Lee, Y.J.;Shin, Y.G.;Lee, J.H.
    • Proceedings of the KIEE Conference
    • /
    • 1998.07f
    • /
    • pp.2091-2093
    • /
    • 1998
  • In this paper, development of power interrupt tester which is highly suitable for microprocessor-based circuits test device is proposed. ATMEL 89C2051 microcontroller is performed to make power interrupt signal, and built-in software controls peripheral hardwares and many functions. Experimental results of this study will offer a good application to electronic appliance maker as a test device of hardware and software debugging-use

  • PDF

An Adaptive Polling Selection Technique for Ultra-Low Latency Storage Systems (초저지연 저장장치를 위한 적응형 폴링 선택 기법)

  • Chun, Myoungjun;Kim, Yoona;Kim, Jihong
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.14 no.2
    • /
    • pp.63-69
    • /
    • 2019
  • Recently, ultra-low latency flash storage devices such as Z-SSD and Optane SSD were introduced with the significant technological improvement in the storage devices which provide much faster response time than today's other NVMe SSDs. With such ultra-low latency, $10{\mu}s$, storage devices the cost of context switch could be an overhead during interrupt-driven I/O completion process. As an interrupt-driven I/O completion process could bring an interrupt handling overhead, polling or hybrid-polling for the I/O completion is known to perform better. In this paper, we analyze tail latency problem in a polling process caused by process scheduling in data center environment where multiple applications run simultaneously under one system and we introduce our adaptive polling selection technique which dynamically selects efficient processing method between two techniques according to the system's conditions.