• Title/Summary/Keyword: Inter-Processor Communication

Search Result 57, Processing Time 0.02 seconds

A Study on Reliability Improvement of a Fault Tolerant Digital Governor (내고장성 디지털 조속기의 신뢰성 향상에 관한 연구)

  • Sin, Myeong-Cheol;Jeon, Il-Yeong;Jo, Seong-Hun;Lee, Seong-Geun;Kim, Yun-Sik
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.51 no.5
    • /
    • pp.175-181
    • /
    • 2002
  • In this paper, fault tolerant digital governor is designed to realize ceaseless controlling and to improve the reliability of control system. Designed digital governor huts duplex I/O module and triplex CPU module and also 2 out of 3 voting algorithm and self diagnostic ability. The Processor module of the system(SIDG-3000) is developed based on 32 Bit industrial microprocessor, which guaranteed high quality of the module and SRAM for data also SRAM for command are separated. The process module also includes inter process communication function and power back up function (SRAM for back-up). System reliability is estimated by using the model of Markov process. It is shown that the reliability of triplex system in mission time can be dramatically improved compared with a single control system Designed digital governor system is applied after modelling of the steam turbine generator system of Buk-Cheju Thermal Power Plant. Simulation is carried out to prove the effectiveness of the designed digital governor system

OFDM Communication System Based on the IMD Reduction Method (IMD 저감 방식을 기반으로 하는 OFDM 통신 시스템)

  • Ryu, Heung-Gyoon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.18 no.10
    • /
    • pp.1172-1180
    • /
    • 2007
  • OFDM system has very good high spectral efficiency and the robustness to the frequency-selective fading. Because of the high PAPR, OFDM signals can be distorted in nonlinear HPA(High Power Amplifier). So, to overcome the nonlinear distortion, it is very important to reduce the IMD value. With respect to the BER performance, IMD reduction method is better than the PAPR reduction method. However, IMD reduction method has much more system complexity because of the additional FFT processor in transmitter. In this paper, we study the OFDM communication system based on the IMD reduction method using SPW method. A new IMD reduction method is proposed to reduce the computational complexity. SPW method is to divide the input OFDM data into several sub-blocks and to multiply phase weighting values with each sub-blocks for the reduction of PAPR or IMD. Unlike the conventional method, the system size and computational complexity can be reduced.

Reduction of Structural and Computational Complexity in IMD Reduction Method of the PTS-based OFDM Communication System (PTS 방식의 OFDM 통신 시스템에서 IMD 저감 기법의 복잡도와 계산량 저감)

  • Kim, Seon-Ae;Lee, Il-Jin;Baek, Gwang-Hoon;Ryu, Heung-Gyoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.8A
    • /
    • pp.583-591
    • /
    • 2009
  • OFDM(orthogonal frequency division multiplexing) signal with high PAPR(peak to average power ratio) produces the nonlinear distortion and/or decreases down the power efficiency of HPA(high power amplifier). So, the IMD(inter-modulation distortion) reduction method was proposed to reduce the nonlinear distortion, which shows better BER(bit error rate) performance than the PAPR reduction methods. However, IMD reduction method has inherent problem which system complexity and processing time increases because the FFT(fast Fourier transform) processor is added in transmitter and decision criterion of IMD reduction method is computed in frequency domain,. In this paper, therefore, we propose a new IMD reduction method to reduce the computational complexity and structure of IMD computation. And we apply this proposed method into OFDM system using PTS(partial transmit sequence) scheme and compare the computational complexity between conventional and proposed IMD reduction method. This method can reduce the system size and computational complexity. Also, the proposed has almost same BER performance with the conventional IMD reduction method.

A Study on Reliability Analysis and Development of Fault Tolerant Digital Governor (내고장성 디지털 조속기의 신뢰도 평가 및 개발에 관한 연구)

  • 신명철;전일영;안병원;이성근;김윤식;진강규
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 1999.11a
    • /
    • pp.467-474
    • /
    • 1999
  • In this paper, Fault tolerant digital governor, using duplex I/O module and triplex CPU module and also 2 out of 3 voting algorithm and adding self diagnostic ability, is designed to realize ceaseless controlling and to improve the reliability of control system. The processor module of the system(SIDG-3000) is developed based on MC68EC040 32 Bit of Motorola, which guaranteed high quality of the module ,and SRAM for data also SRAM for command are separated. The process module also includes inter process communication function and power back up function (SRAM for back-up). System reliability is estimated by using the model of Markov process. The reliability of triplex system in mission time can be improved about 1.8 times in reliability 86%. 2.8 times in 95 %, 6 times in 99 % compared with a single control system. Designed digital governor system is applied after modelling of the steam turbine generator system of Buk-Cheju Thermal Power Plant. Simulation is carried out to prove the effectiveness of the designed digital governor system

  • PDF

Time-Deterministic Event Processing in Terabit Optical-Circuit-Packet Converged Switching Systems (테라비트 광-회선-패킷 통합 스위칭 시스템에서 시간결정성 높은 이벤트 처리에 관한 연구)

  • Kim, Bup-Joong;Ryoo, Jeong-dong;Cho, Kyoungrok
    • Korean Journal of Optics and Photonics
    • /
    • v.27 no.6
    • /
    • pp.212-217
    • /
    • 2016
  • In connection-oriented data-transport services, data loss can occur when the service experiences a problem on its end-to-end path. To promptly resolve this problem, the data-switching systems providing the service should quickly modify their internal configurations distributed among different places in each system. This is performed through a sequence of problem (event) recognition, sharing, and handling procedures among multiple control processors in the system. This paper proposes a method for event sharing and messaging between control processors, to improve the time determinacy of event processing. This method simplifies runtime event sharing and minimizes the time variability caused by the event data, resulting in a decrease in the latency time in processing global events. The proposed method lessens the latency time of global event processing by about 40%, compared to general methods, for 738 internal path changes.

A Design on The Zone Master Platform based on IIoT communication for Smart Factory Digital Twin (스마트 팩토리 디지털 트윈(Digital Twin)을 위한 IIoT 통신 기반 ZMP(Zone Master Platform) 설계)

  • Park, Seon-Hui;Bae, Jong-Hwan
    • Journal of Internet of Things and Convergence
    • /
    • v.6 no.4
    • /
    • pp.81-87
    • /
    • 2020
  • This paper creates a standard node for acquiring sensor data from various industrial sensors (IoT/non-IoT) for the establishment of Smart Factory Digital Twin, and provides inter-compatible data by linking zones by group/process to secure data stability and to ensure the digital twin (Digital Twin) of Smart Factory. The process of the Zone Master platform contains interface specifications to define sensor objects and how sensor interactions between independent systems are performed and carries out individual policies for unique data exchange rules. The interface for execution control of the Zone Master Platform processor provides system management, declaration management for public-subscribe, object management for registering and communicating status information of sensor objects, ownership management for property ownership sharing, time management for data synchronization, and data distribution management for Route information on data exchange.

Development of RTEMS SMP Platform Based on XtratuM Virtualization Environment for Satellite Flight Software (위성비행소프트웨어를 위한 XtratuM 가상화 기반의 RTEMS SMP 플랫폼)

  • Kim, Sun-wook;Choi, Jong-Wook;Jeong, Jae-Yeop;Yoo, Bum-Soo
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.48 no.6
    • /
    • pp.467-478
    • /
    • 2020
  • Hypervisor virtualize hardware resources to utilize them more effectively. At the same time, hypervisor's characteristics of time and space partitioning improves reliability of flight software by reducing a complexity of the flight software. Korea Aerospace Research Institute chooses one of hypervisors for space, XtratuM, and examine its applicability to the flight software. XtratuM has strong points in performance improvement with high reliability. However, it does not support SMP. Therefore, it has limitation in using it with high performance applications including satellite altitude orbit control systems. This paper proposes RTEMS XM-SMP to support SMP with RTEMS, one of real time operating systems for space. Several components are added as hypercalls, and initialization processes are modified to use several processors with inter processors communication routines. In addition, all components related to processors are updated including context switch and interrupts. The effectiveness of the developed RTEMS XM-SMP is demonstrated with a GR740 board by executing SMP benchmark functions. Performance improvements are reviewed to check the effectiveness of SMP operations.