• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.14 no.10
• /
• pp.985-995
• /
• 2003

In this paper, a study on optimization of three dimensional multi-layered metallic disk array structure(MDAS) excited by circular waveguides was performed to shape efficient flat-topped element patterns(FTEP) of ${\pm}$20$^{\circ}$ beam width. Each radiating element of the MDAS is composed of input, transition and radiation circular waveguides and finite metal disks stacked on radiation circular waveguide. It has an array structure of a hexagonal lattice appropriate for the conical beam scanning. The analytic algorithm for the MDAS was proposed and the code was also programmed using it. Optimal design parameters of the MDAS were determined through the optimal simulation process to obtain ${\pm}$20$^{\circ}$ FTEP. Also, bandwidth characteristics for FTEP and reflection coefficients of the MDAS were investigated and, as the results, it was shown that the MDAS could shape good FTEPs of ${\pm}$20$^{\circ}$ beam width in main planes at least within a 5.6 % frequency band.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.8 no.2
• /
• pp.24-33
• /
• 1971

A noble method of delta modulation by means of pair transistor circuit having negative resistance charcteristic is presented. An RC parallel circuit is inserted between two eiuitter tarminals of the pair transistor circuit, and their emitters are driven by a square pulsed current source. Basically this is a relaxation oscillator circuit. But when the value of capacitors and resistanc R, and the pulse height of driving source are properly chosen, the RC parallel circuit apparently functions as integrating circuit of driviving pulses. Compared with the integrated voltage of capacitor C, a signal input voltatage supplied in series with RC parallel circuit between two emitters makes on or off either of the pair transistors. as the result, one bit pulse is sent out from the coupling resistance terminal of conducted transistor. The circuit diagram used for this experiment is presented, it i% composed with simple mod ulster circuit, differential amplifier and pulse shaping amplifier, The characteristics of the components of this ciruit are discussed, and especially quantumized noise in this delta modulation system is discussed in order to improve the signal to noise ratio which has a close relation with circut constants, quantumized voltage, pulse height and width of driving current source.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.40 no.9
• /
• pp.807-813
• /
• 2016

Recently, a spherical pendulum attached to an end-effector of a robot manipulator has been frequently used for a test bed of residual vibration suppression control in a multi-dimensional motion. However, there was no automatic tracking system to detect the current bob position on-line, and there was inconvenience to not be able to store the bob position in real time and plot the trajectory. In this study, we developed a two-dimensional, real-time bob-detecting system using a digital USB camera, of which the key is hardware component design and software C programming for fast image processing and interfacing. The developed system was applied to residual vibration suppression control of a two-dimensional spherical pendulum that is attached at the end-effector of a two degree-of-freedom SCARA robot, and the effectiveness of the developed system has been demonstrated.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.18 no.6
• /
• pp.1-7
• /
• 2017

The atomization of a liquid into multiple droplets has many important industrial applications, including the atomization of fuels in combustion processes and coating of surfaces and particles. Ultrasonic atomizing nozzle has a transducer that receives electrical input in the form of a high frequency signal from a power generator and converts that into mechanical energy at the same frequency. Liquid is atomized into a fine mist spray using high frequency sound vibrations. In coating applications, the unpressurized, low-velocity spray reduces the amount of overspray significantly because the droplets tend to settle on the substrate, rather than bouncing off it. The spray can be controlled and shaped precisely by entraining the slow-moving spray in an ancillary air stream using specialized types of spray-shaping equipment. The desired patterns of spray can be obtained using an air stream. To simulate the water mist behavior of an ultrasonic atomizing nozzle using an air stream, the Lagrangian dispersed phase model was employed using the commercial code FLUENT. The effects of the nozzle contraction shape, water droplet size and the pneumatic pressure drop on the spray characteristics were investigated to obtain the optimal condition for coating applications.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.15 no.9
• /
• pp.896-905
• /
• 2004

In this paper, the design, fabrication and experiment on a planar array antenna with a flat-topped radiation pattern for a mobile base station antenna were described. The current distribution of an antenna aperture, which is easily realizable in a feeding network compared with the conventional one of sin(x)/x was optimized for shaping a desired flat-topped radiation pattern. The planar array antenna designed in this paper has a rectangular lattice and is composed of array elements of 16${\times}$8. Each radiating element, which is a microstrip element fed coaxially, has a linear vertical polarization and the feed network which use a Wilkinson power divider and a 180$^{\circ}$ ring hybrid coupler as a base element is designed. The flat-topped radiation pattern with 90$^{\circ}$ is shaped by 16 array elements with the element spacing of 0.55 λ$_{ο}$ in the azimuth plane, and the normal radiation pattern with 10$^{\circ}$ is shaped by 8 array elements with the element spacing of 0.65 λ$_{ο}$ in the elevation plane. Also, the planar array antenna is symmetrically divided into four parts. It consists of one hundred-twenty-eight radiating elements, thirty-two 1-4 column dividers, low 1-8 row dividers and one 1-4 input power divider. In order to verify electrical performances of the planar way antenna proposed in this paper, the experimental breadboard operated in tile band of 1.92～2.17 GHz(IMT2000 band) was fabricated, and its experimental results were a good agreement with simulation ones.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.21 no.12
• /
• pp.1380-1393
• /
• 2010

This paper presents a design, fabrication and the test results of planar active electronically scanned array(AESA) radar prototype for airborne fighter applications using transmit/receive(T/R) module hybrid technology. LIG Nex1 developed a AESA radar prototype to obtain key technologies for airborne fighter's radar. The AESA radar prototype consists of a radiating array, T/R modules, a RF manifold, distributed power supplies, beam controllers, compact receivers with ADC(Analog-to-Digital Converter), a liquid-cooling unit, and an appropriate structure. The AESA antenna has a 590 mm-diameter, active-element area capable of containing 536 T/R modules. Each module is located to provide a triangle grid with $14.7\;mm{\times}19.5\;mm$ spacing among T/R modules. The array dissipates 1,554 watts, with a DC input of 2,310 watts when operated at the maximum transmit duty factor. The AESA radar prototype was tested on near-field chamber and the results become equal in expected beam pattern, providing the accurate and flexible control of antenna beam steering and beam shaping.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.2
• /
• pp.7-13
• /
• 2011

This paper presents a Time-to-Digital Converter which is a key block of an All-Digital Phase Locked Loop. In this work, a Vernier Delay Line is added in a conventional Gated Ring Oscillator, so it could get multi-phases and a high resolution. The Gated Ring Oscillator uses 7 unit delay cell, the Vernier Delay Line is used each delay cell. So proposed Time-to-Digital Converter uses total 21 phases. This Time-to-Digital Converter circuit is designed and laid out in $0.13{\mu}m$ 1P-6M CMOS technology. The proposed Time-to-Digital Converter achieves 26ps resolution, maximum input signal frequency is 100MHz and the digital output of proposed Time-to-Digital Converter are 8-bits. The proposed TDC detect 5ns phase difference between Start and Stop signal. A power consumption is 8.4~12.7mW depending on Enable signal width.