• Title/Summary/Keyword: Implementation verification

Search Result 688, Processing Time 0.031 seconds

Method for Delegating Remote Attestation Verification and Establishing a Secure Channel (대리자를 통한 원격증명 검증 및 보안 연결 성립 방법)

  • Lee, Kyeong-Ryong;Cho, Yeong-Pil;You, Jun-seung;Paek, Yun-Heung
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2021.11a
    • /
    • pp.267-269
    • /
    • 2021
  • Trusted Execution Environment(TEE) is an execution environment provided by CPU hardware to gain guarantee that the execution context is as expected by the execution requester. Remote attestation of the execution context naturally arises from the concept of TEEs. Many implementations of TEEs use cryptographic remote attestation methods. Though the implementation of attestation may be simple, the implementation of verification may be very complex and heavy. By using a server delegating the verification process of attestation information, one may produce lightweight binaries that may verify peers and establish a secure channel with verified peers.

A Study on Establishing the Requirements Verification Matrix (RVM) for the Space Launch Vehicle (우주발사체 요구조건 검증 매트릭스(RVM) 수립 연구)

  • Jang, Junyouk;Cho, Dong Hyun;Yoo, Il Sang
    • Journal of the Korean Society of Systems Engineering
    • /
    • v.14 no.2
    • /
    • pp.16-23
    • /
    • 2018
  • The intended system's function and performance can be assured through implementing the development process, the verification compliance against corresponding requirements, in accordance with the fundamental principle from the Systems Engineering. For the effective verification implementation, related core metadata should be selected and managed throughout the development life cycle. And these have to be included in the configuration document such as specification so that taking them as development baselines each phases if necessary. In this paper, associated case study results are introduced to establish the Requirements Verification Matrix (RVM) for the verification management on the space launch vehicle development program.

A Study on the Verification Method for KASS Control Station

  • Kim, Koontack;Won, Dae Hee;Park, Yeol;Lee, Eunsung
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.10 no.3
    • /
    • pp.221-228
    • /
    • 2021
  • The Korea Augmentation Satellite System (KASS) is a Korean Satellite Based Augmentation System (SBAS) that has been under development since 2014 with the goal of providing Approach Procedure with Vertical guidance (APV)-I Safety of Life (SoL) services. KASS Control Station (KCS) is a subsystem that controls and monitors KASS systems. It also serves to store data generated by KASS. KCS has now completed detailed design and implementation and verification is in progress. This paper presents verification procedures and verification items for KCS verification activities and presents management measures for defects occurring during the verification phase.

The Implementation of Hardware Verification System Using Fault Injection Method (결함 주입 방법을 이용한 하드웨어 검증시스템 구현)

  • Yoon, Kyung-Shub;Song, Myoung-Gyu;Lee, Jae-Heung
    • Journal of IKEEE
    • /
    • v.15 no.4
    • /
    • pp.267-273
    • /
    • 2011
  • In hardware design, its stability and reliability are important, because a hardware error can cause serious damages or disaster. To improve stability and reliability, this paper presents the implementation of the hardware verification system using the fault injection method in PC environment. This paper presents a verification platform that can verify hardware system reliably and effectively, through a process to generate faults as well as insert input signals into the actual running system environment. The verification system is configured to connect a PC with a digital I/O card, and it can transmit or receive signals from the target system, as a verifier's intention. In addition, it can generate faults and inject them into the target system. And it can be monitored by displaying the received signals from the target system to the graphical wave signals. We can evaluate its reliability by analyzing the graphical wave signals. In this paper, the proposed verification system has been applied to the FPGA firmware of a nuclear power plant control system. As a result, we found its usefulness and reliability.

Design and Implementation of NNI Interworking Protocol of OBP Satellite B-ISDN

  • Park, Seok-Cheon;Kang, Sung-Young;Kim, Jung-Hoon;Nam, Ki-Mo;Park, Jae-Kyun;Seo, Dong-Woon
    • Proceedings of the IEEK Conference
    • /
    • 2000.07b
    • /
    • pp.719-722
    • /
    • 2000
  • It is essential to develop the internetworking strategies between the OBP satellite B-ISDN and the terrestrial B-ISDN for the economical and efficient implementation of the future network infrastructure. We have considered the implementation issues of the emerging B-ISDN, especially interworking strategies of the terrestrial B-ISDN with the OBP satellite B-ISBN. We proposed interworking model between terrestrial B-ISDN and OBP satellite B-ISDN NNI signaling protocol, and describes the design and verification of the interworking protocol. For the verification, interworking protocol is modeled by Predicate/Action Net derived from Petri Net and the designed model is analyzed by reachability tree. Using Unix socket, the verified interworking protocol is implemented in two workstations and implemented interworking protocol is tested by local test method which is outstanding in error detection and recommended by ISO.

  • PDF

System requirement verification process and facilitating template (시스템 요구사항 검증 절차 및 수행 템플릿)

  • Jang, Jae Deuck;Lee, Jae Chon
    • Journal of the Korean Society of Systems Engineering
    • /
    • v.2 no.2
    • /
    • pp.33-38
    • /
    • 2006
  • It is well known that efficient management and thorough implementation of stakeholder requirements is vital for a successful development of a large-scale and complex system. Equally important is to make sure that all the requirements be correctly realized in the developed system. For the purpose, verification requirements are derived with traceability from the system requirements. This paper discusses a step by step process for constructing the requirements verification model which includes : 1) the schema modeling both requirements and their traceability; 2) the template documenting the verification requirements; 3) the verification model constructed from the schema; and 4) the test and evaluation plan that can be printed automatically.

  • PDF

Implementation of Advanced Dynamic Signature Verification System (고성능 동적 서명인증시스템 구현)

  • Kim, Jin-Whan;Cho, Hyuk-Gyu;Cha, Eui-Young
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.1
    • /
    • pp.462-466
    • /
    • 2005
  • Dynamic (On-line) signature verification system consists of preprocessing, feature extraction, comparison and decision process for internal processing, and registration and verification windows for the user interface. We describe an implementation and design for an advanced dynamic signature verification system. Also, we suggest the method of feature extraction, matching algorithm, efficient user interface and an objective criteria for evaluating the performance.

  • PDF

An Implementation of Efficient Functional Verification Environment for Microprocessor (마이크로프로세서를 위한 효율적인 기능 검증 환경 구현)

  • 권오현;이문기
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.7
    • /
    • pp.43-52
    • /
    • 2004
  • This paper proposes an efficient functional verification environment of microprocessor. This verification environment consists of test vector generator part, simulator part, and comparator part. To enhance efficiency of verification, it use a bias random test vector generator. In a part of simulation, retargetable instruction level simulator is used for reference model. This verification environment is excellent to find error which is not detected by general test vector and will become a good guide to find new error type

Implementation of User Interface and Web Server for Dynamic Signature Verification

  • Kim, Jin-Whan;Cho, Hyuk-Gyu;Cha, Eui-Young
    • Proceedings of the CALSEC Conference
    • /
    • 2005.03a
    • /
    • pp.299-304
    • /
    • 2005
  • This paper is a research on the dynamic signature verification of error rate which are false rejection rate and false acceptance rate, the size of signature verification engine, the size of the characteristic vectors of a signature, the ability to distinguish similar signatures, and so on. We suggest feature extraction and comparison method of the signature verification. Also, we have implemented our system with Java technology for more efficient user interfaces and various OS Platforms.

  • PDF

A Study on Implementation of Dynamic Safety System in Programmable Logic Controller for Pressurized Water Reactor

  • Kim, Ung-Soo;Seong, Poong-Hyun
    • Proceedings of the Korean Nuclear Society Conference
    • /
    • 1996.11a
    • /
    • pp.91-96
    • /
    • 1996
  • The Dynamic Safety System (DSS) is a compute. based reactor protection system that has fail-safe nature and perform dynamic self-testing. In this paper, the implementation of DSS in PLC is presented for PWR. In order to choose adequate PLC implementation model of DSS, the reliability analysis is performed. The KO-RI unit 2 Nuclear power plant is selected as the reference plant, and the verification is carried out using the KO-RI unit 2 simulator FISA-2.

  • PDF