• Title/Summary/Keyword: IEEE802.11s

Search Result 475, Processing Time 0.028 seconds

An Efficient Scheduling Scheme based on Fuzzy Prediction for IEEE 802.11e WLAN (IEEE 802.11e WLAN을 위한 효율적인 퍼지 예측 기반 스케줄링 방법)

  • Heo, Jong-Man;Lee, Kam-Rok;Kim, Nam-Hun;Kwon, Wook-Hyun
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.1045-1046
    • /
    • 2006
  • The IEEE 802.11e medium access control (MAC) is an emerging standard to support Quality of Service (QoS). A HCCA (HCF controlled channel access) scheduler of the standard IEEE 802.11e is only efficient for flows with strict constant bit rate (CBR) characteristics. In this paper, we propose a new HCCA scheduling scheme that aims to be efficient for both CBR and VBR flows. The proposed scheme uses fuzzy queue length predictions to tune its time allocation to stations. We present a set of simulations and provide performance comparisons with the reference HCCA scheduler.

  • PDF

A Study on Improved Backoff Algorithm using ARQ in IEEE 802.11 Wireless LAN (IEEE 802.11 Wireless LAN 에서의 ARQ 를 적용한 개선된 Backoff Algorithm)

  • Su, Seo-Mun;Joe, In-Whee
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2007.05a
    • /
    • pp.1248-1250
    • /
    • 2007
  • IEEE 802.11 WLAN(Wireless LAN)은 그 편리함과 효율성으로 인해 급격히 시장에 보급되었다. 이에 따라 다양한 멀티미디어 서비스를 위해 QoS(Quality of Service)의 지원이 필요하게 되었다. 본 논문에서는 IEEE 802.11 WLAN 에서의 기존의 Backoff 방식을 분석하고, 여기에 기존의 재전송 기법에 ARQ 방식을 도입한 새로운 알고리즘을 제시하여 에너지 효율 (Energy Efficiency)의 향상을 도모한다. 또한, 기존의 Backoff 방식과 제안한 알고리즘의 처리율을 비교하여 기존의 방식 보다 제안된 알고리즘이 에너지 효율(Energy Efficiency)를 향상시키는 것을 확인하였다.

Resource Allocation Algorithm for Throughput Enhancement in IEEE 802.11e (IEEE 802.11e의 전송률 향상을 위한 자원할당 알고리듬)

  • Joung, Soo-Kyoung;Park, In-Kap
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.47 no.4
    • /
    • pp.63-70
    • /
    • 2010
  • In IEEE 802.11e system providing differentiated services, there exist some problems as follows; collision probability increase due to the increase in the number of nodes by employing CSMA/CA transmission mode, transmission speed declining tendency towards the worst of it, which is caused by different transmission mode and decrease of TCP transmission rate as the result of the link occupancy by UDP when TCP shares the link with UDP by the TCP’s flow control characteristic. In this thesis, the initial minimum and maximum CW are set differently according to the number of connected nodes in the network to avoid collisions and TXOP is adjusted according to the channel state, in which ACs with low priority but better channel state will get gradually more chances to transmit leading to optimal channel capacity. Also, by allowing higher priority for ACK frames which control the TCP transmission, the flow control becomes better because that reduces the channel occupancy by UDP flow, and by this, fair transmission is obtained from the result of the more fair transmission and active resource allocation.

Design and Comparison of the Pipelined IFFT/FFT modules for IEEE 802.11a OFDM System (IEEE 802.11a OFDM System을 위한 파이프라인 구조 IFFT/FFT 모듈의 설계와 비교)

  • 이창훈;김주현;강봉순
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.3
    • /
    • pp.570-576
    • /
    • 2004
  • In this paper, we design the IFFT/FFT (Inverse fast Fourier Transform/Fast Fourier Transform) modules for IEEE 802.11a-1999, which is a standard of the High-speed Wireless LAN using the OFDM (Orthogonal Frequency Division Multiplexing). The designed IFFT/FFT is the 64-point FFT to be compatible with IEEE 802.11a and the pipelined architecture which needs neither serial-to-parallel nor parallel-to-serial converter. We compare four types of IFFT/FFT modules for the hardware complexity and operation : R22SDF (Radix-2 Single-path Delay feedback), the R2SDF (Radix-2 Single-path Delay feedback), R2SDF (Radix-4 Single-path Delay Feedback), and R4SDC (Radix-4 Single-path Delay Commutator). In order to minimize the error, we design the IFFT/FFT module to operate with additional decimal parts after butterfly operation. In case of the R22SDF, the IFFT/FFT module has 44,747 gate counts excluding RAMs and the minimized error rate as compared with other types. And we know that the R22SDF has a small hardware structure as compared with other types.

Performance Improvement of Space-Time OFDM System with Concatenated Codes (연접부호를 적용한 시공간 OFDM 시스템의 성능 개선)

  • 서완우;정연호
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.3
    • /
    • pp.541-546
    • /
    • 2004
  • Space-Time Coding(STC) is a technique that utilizes joint correlation of transmitted signals in both time and space domains. Through this approach, diversity and coding gains can be simultaneously obtained. In this paper, we use SPW simulation tool to implement the IEEE 802.11a system. Based on this system, OFDM system with STC and convolutional coder concatenated is implemented. The system performance is analyzed and compared with the performance of the IEEE 802.11a system. The simulation results show that the performance with concatenated codes at a data rate of 6Mbps shows approximately a 5dB gain over the system with the convolutional code only. At a data rate of 12Mbps, the performance with concatenated codes is further improved by approximately 6dB.

The Study of End-to-End QoS Providing Technique in Mobile IPv6 Network Based on IEEE 802.11e (IEEE 802.11e기반 Mobile IPv6망에서 End-to-End QoS 보장 기술에 관한 연구)

  • Ye, Hwi-Jin;Kim, Moon;Son, Sung-Chan;Cho, Sung-Joon
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.1
    • /
    • pp.573-577
    • /
    • 2005
  • Recently there are increasing needs for Internet and various kinds of contents. These traffics for various contents need more amount of data to provide high-quality information and require various QoS depending on the characteristics of contents. However, current Internet service supports BE (Best Effort) service only, therefore IntServ (Integrated Service) scheme and DiffServ (Differentiated Service) scheme are represented to support QoS in IP layer. Moreover, while wireless Internet is getting popular, MAC(Medium Access Control)is also becoming important. This is due to the fact that wireless access, resource allocation and packet scheduling, which are done in another layers before, are performed in MAC layer in many new wireless systems. This paper describes new scheme that provides QoS taking into account the traffic characteristics over Mobile IPv6 network based on IEEE 802.11e EDCF and evaluates the performance through computer simulation.

  • PDF

I/Q Performance Analysis for IEEE 802.11 b/g VoWLAN Terminal with New Matching Circuit (새로운 정합회로를 적용한 IEEE 802.11 b/g VoWLAN 단말기에서의 I/Q 성능 분석)

  • Kwoun, Sung-Su;Lee, Jong-Chul
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.32 no.1A
    • /
    • pp.115-124
    • /
    • 2007
  • In this paper, the I/Q mismatch problem between the transmission line and antenna switch is solved by a new CPW matching circuit for a VoWLAN terminal with 54 Mbps communication speed through the IEEE 802.11 b/g CCK/OFDM. I/Q performances with the new matching circuit are analyzed and improved by the output spectrum mask, the characteristics of the EVM(Error Vector Magnitude) due to the nonlinear CCK/OFDM demodulation data, and receiver's sensitivity.

An Area-efficient Implementation of Layered LDPC Decoder for IEEE 802.11n WLAN (IEEE 802.11n WLAN 표준용 Layered LDPC 복호기의 저면적 구현)

  • Jeong, Sang-Hyeok;Na, Young-Heon;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2010.05a
    • /
    • pp.486-489
    • /
    • 2010
  • This paper describes a layered LDPC decoder which supports block length of 1,944 bits and code rate 1/2 for IEEE 802.11n WLAN standard. To reduce the hardware complexity, the min-sum algorithm and layered architecture is adopted. A novel memory reduction technique suitable for min-sum algorithm reduces memory size by 75% compared with conventional method. The designed processor has 200,400 gates and 19,400 bits memory, and it is verified by FPGA implementation. The estimated throughput is about 200 Mbps at 120 MHz clock by using Xilinx Virtex-4 FPGA device.

  • PDF

A Study on the Analysis and Design of Wireless LAN RF Transceiver System (무선 LAN RF 송수신 시스템 분석 및 설계에 관한 연구)

  • Yun, Yeo Song;Kim, Hak Sun
    • Journal of Advanced Navigation Technology
    • /
    • v.6 no.4
    • /
    • pp.296-305
    • /
    • 2002
  • This paper suggests the parameters of the requirement conditions of minimum performance for a RF transceiver system design from the specifications of IEEE Std 802.11b and IEEE Std 802.11a. It has yielded the requirement conditions of minimum performance in the design process due to these parameters. A RF transceiver system is simulated by using Agilent ADS(Advanced Design System) after selecting the components of optimal conditions to fabricate the RF transceiver system. The results of both the analysis and the simulation will be used for a real wireless LAN design.

  • PDF