• 제목/요약/키워드: High control margin

검색결과 152건 처리시간 0.028초

An Interior Point Method based Reactive Optimal Power Flow Incorporating Margin Enhancement Constraints

  • Song Hwa-Chang;Lee Byong-Jun;Moon Young-Hwan
    • KIEE International Transactions on Power Engineering
    • /
    • 제5A권2호
    • /
    • pp.152-158
    • /
    • 2005
  • This paper describes a reactive optimal power flow incorporating margin enhancement constraints. Margin sensitivity at a steady-state voltage instability point is calculated using invariant space parametric sensitivity, and it can provide valuable information for selection of effective control parameters. However, the weakest buses in neighboring regions have high margin sensitivities within a certain range. Hence, the control determination using only the sensitivity information might cause violation of operational limits of the base operating point, at which the control is applied to enhance voltage stability margin in the direction of parameter increase. This paper applies an interior point method (IPM) to solve the optimal power flow formulation with the margin enhancement constraints, and shunt capacitances are mainly considered as control variables. In addition, nonlinearity of margin enhancement with respect to control of shunt capacitance is considered for speed-up control determination in the numerical example using the IEEE 118-bus test system.

High speed wide fan-in designs using clock controlled dual keeper domino logic circuits

  • Angeline, A. Anita;Bhaaskaran, V.S. Kanchana
    • ETRI Journal
    • /
    • 제41권3호
    • /
    • pp.383-395
    • /
    • 2019
  • Clock Controlled Dual keeper Domino logic structures (CCDD_1 and CCDD_2) for achieving a high-speed performance with low power consumption and a good noise margin are proposed in this paper. The keeper control circuit comprises an additional PMOS keeper transistor controlled by the clock and foot node voltage. This control mechanism offers abrupt conditional control of the keeper circuit and reduces the contention current, leading to high-speed performance. The keeper transistor arrangement also reduces the loop gain associated with the feedback circuitry. Hence, the circuits offer less delay variability. The design and simulation of various wide fan-in designs using 180 nm CMOS technology validates the proposed CCDD_1 and CCDD_2 designs, offering an increased speed performance of 7.2% and 8.5%, respectively, over a conventional domino logic structure. The noise gain margin analysis proves good robustness of the CCDD structures when compared with a conventional domino logic circuit configuration. A Monte Carlo simulation for 2,000 runs under statistical process variations demonstrates that the proposed CCDD circuits offer a significantly reduced delay variability factor.

Continuous Pretilt Control Using Heterogeneous Polyimide Mixture

  • Kim, Young-Ki;Gwag, Jin-Seog;Jo, Soo-In;Kim, Jae-Hoon
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2008년도 International Meeting on Information Display
    • /
    • pp.1584-1587
    • /
    • 2008
  • We proposed a technique controlling continuously pretilt angle in full range with high process margin. The proposed method is characterized by tuning thickness of heterogeneous polyimide (PI) layer that homeotropic PI is mixed with planar PIs.

  • PDF

축소 모델을 이용한 위상여유와 등 제동 특성을 만족하는 PID 제어기 설계 (Design of PID Controller to Ensure Specified Phase margin and Iso-damping property Using Reduction Model)

  • 조준호;황형수
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2007년도 심포지엄 논문집 정보 및 제어부문
    • /
    • pp.113-118
    • /
    • 2007
  • In this paper, a new method is proposed for robust proportional- integral - derivative (PID) control that is to ensure specified phase margin and iso - damping property using reduction model. This method is based on the second order plus dead time(SOPDT) reduction model of the high order model. Reduction model used to ensure iso-damping property in the feature frequency. Simulation results gives proof of effectiveness of proposed method.

  • PDF

단층RESIST의 미세패턴형성기술 (SUBMICRON TECHNOLOGY OF SINGLE LAYER PHOTO-RESIT)

  • 배경성;홍승각
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1988년도 전기.전자공학 학술대회 논문집
    • /
    • pp.315-318
    • /
    • 1988
  • PHOTO-RESIST 자체문제로인해 감소되는 최소해상력, 촛집심도여유 및 CRITICAL DIMENSION (C.D.) 조정여유도등을 연구하였다. 기존에 사용중인 PHOTO-RESIST(큰 분자량)와 PHOTO-RESIST자체내에 CONTRAST 촉진 물질(CEM)이 첨가된것(INNER CEM TYPE) 및 PHOTO-RESIST구성성분중 작은 분자량/좁은 분자량 산포가 형성된 RESIN 의 PHOTO-RESIST(LOW MOLECULAR WEIGHT CONTROL TYPE)등 세가지 PHOTO-RESIST를 사용 하여 상기의 항목을 분석하였다. INNER CEM TYPE 및 LOW MOLECULAR WEIGHT CONTROL TYPE의 PHOTO-RESIST는 기존에 사용중인 RESIST보다, 최소 RESOLUTION은 약 0.2 - 0.3 um, DEPOCUS MARGIN은 약 0.8 - 1.2 um 및 C.D. CONTROL LATITUDE 향상된 것 등이 우수하였다.

  • PDF

Filtered Velocity Feedback 제어기를 이용한 평판 능동진동제어 (Active Vibration Control of Plates Using Filtered Velocity Feedback Controllers)

  • 신창주;홍진숙;정의봉
    • 한국소음진동공학회논문집
    • /
    • 제21권10호
    • /
    • pp.940-950
    • /
    • 2011
  • This paper reports a filtered velocity feedback(FVF) controller, which is an alternative to direct velocity feedback(DVFB) controller. The instability problems at high frequencies due to non-collocated sensor/actuator configuration with the DVFB can be alleviated by the proposed FVF controller. The FVF controller is designed to filter out the unstable high frequency response. The dynamics of a clamped plate under forces and moments and the FVF controllers are formulated. The stability of the control system and performance are investigated with the open loop transfer function(OLTF). It is found that the FVF controller has a higher gain margin than the corresponding DVFB controller owing to the rapid roll-off behavior at high frequencies. Although the gain margin cannot be fully utilized because of the enhancement at the high frequencies, the vibration at the modes lower than the tuning frequency is well controlled. This performance of the FVF controller is shown to be improved from that of the DVFB controller. It is, however, noted that the stability around the tuning frequency is very sensitive so that the enhancement in vibration level should be followed. The reduction performance at low frequencies using the FVF controller should be compromised with the enhancement in the vibration at high frequencies while designing the controller.

Analysis of Postural Stability in Response to External Perturbation Intensity in Dancers and Non-dancers

  • Park, Da Won;Koh, Kyung;Lee, Sung Ro;Park, Yang Sun;Shim, Jae Kun
    • 한국운동역학회지
    • /
    • 제26권4호
    • /
    • pp.427-432
    • /
    • 2016
  • Objective: The goal of this study was to systematically investigate the postural stability of dancers by providing unexpected perturbations. Method: Six female dancers and college students participated in this study. Unpredictable wait-pull balance perturbations in the anterior direction were provided to the participants during standing. Three different perturbation intensities (low, moderate, and high intensity) were used by increasing perturbation forces. Spatial and temporal stability of postural control were measured by using margin of stability (MoS) and time to contact (TtC), respectively. Results: Both MoS and TtC at moderate intensity were significantly greater in the dancer group than in the control group, but no significant differences were found at low and high intensities between the groups. Conclusion: The present study showed spatial and temporal stability of dynamic postural control in dancers. We found that the dancers were more spatially and temporally stable than the ordinary participants in response to unexpected external perturbation when the perturbation intensity was moderate at two extreme intensity levels (low and high).

PCB Module에서의 Processor와 DDR2 메모리 사이에 인터페이스되는 고속신호 품질확보를 위한 SI해석 (SI Analysis for Quality Assurance of High-Speed Signal Interfaced Between Processor and DDR2 Memory on PCB Module)

  • 하현수;김민성;하판봉;김영희
    • 한국정보통신학회:학술대회논문집
    • /
    • 한국정보통신학회 2013년도 추계학술대회
    • /
    • pp.386-389
    • /
    • 2013
  • 본 논문에서는 Processor와 DDR2 사이에 인터페이스되는 고속신호의 Signal Integrity 해석을 위해 IC Chip의 IBIS Model과 Transmission Line의 S-Parameter를 이용하여 고속신호의 Transient 해석을 수행하고 Eye Diagram을 생성하였다. 고속으로 동작하는 DQ, DQS/DQSb 신호 및 Clock, Address, Control 신호의 Eye Diagram에서 Setup/Hold 구간동안 Timing Margin과 Voltage Margin을 측정하였으며 Over-/Under-shoot 및 Differential 신호의 Cross Point가 Spec에 만족하는지 확인하여 신호의 품질을 확보하였다.

  • PDF

정전형 마이크로 액추에이터를 이용한 초고밀도 HDD용 Dual-Stage 서보 시스템 (Dual-Stage Servo System using Electrostatic Microactuator for Super-High Density HDD)

  • 김승한;성우경;이효정;이종원;최정훈;안영재;전국진;김봉환
    • 대한전기학회논문지:전기물성ㆍ응용부문C
    • /
    • 제48권2호
    • /
    • pp.153-160
    • /
    • 1999
  • Dual-stage servo system for super-high density HDD has the chances of being composed of the coarse actuator(VCM) for track-seeking control and the fine actuator(microactuator) for-following control in near future. This paper presents the concept design of dual-stage servo system and the track-following control using an electrostatic microactuator for super-high density HDD. The electrostatic microactuator is designed and fabricated by MEMS(micro-electro-mechanical system) process. Both the nonlinear plant(voltage/displacement-to-electrostatic force) and the linear plant(electrostatic force-to-displacement) of the microactuator are established. Inverse function of the nonlinear plant is employed for a feedforward nonlinear compensator design. And feedforward control effect of this compensator is shown by time-domain experiments. A track-following feedback controller is designed using the feedback nonlinear compensator which is derived from the feedforward nonlinear compensator. The track-following control experiment is done to show the control efficiency of the proposed control system. And, excellent track-following control performance(2.21kHz servo-bandwidth, 7.51dB gain margin, $50.98^{\circ}$phase margin) is achieved by the proposed control system.

  • PDF

Nuclear Design Feasibility of the Soluble Boron Free PWR Core

  • Kim, Jong-Chae;Kim, Myung-Hyun;Lee, Un-Chul;Kim, Young-Jin
    • Nuclear Engineering and Technology
    • /
    • 제30권4호
    • /
    • pp.342-352
    • /
    • 1998
  • A nuclear design feasibility of soluble boron free(SBF core for the medium-sized(600MWe) PWR was investigated. The result conformed that soluble boron free operation could be performed by using current PWR proven technologies. Westinghouse advanced reactor, AP-600 was chosen as a design prototype. Design modification was applied for the assembly design with burnable poison and control rod absorber material. In order to control excess reactivity, large amount of gadolinia integral burnable poison rods were used and B4C was used as a control rod absorber material. For control of bottom shift axial power shape due to high temperature feedback in SBF core, axial zoning of burnable poison was applied to the fuel assemblies design. The combination of enrichment and rod number zoning for burnable poison could make an excess reactivity swing flat within around 1% and these also led effective control on axial power offset and peak pin power, The safety assessment of the designed core was peformed by the calculation of MTC, FTC and shutdown margin. MTC in designed SBF core was greater around 6 times than one of Ulchin unit 3&4. Utilization of enriched BIO(up to 50w1o) in B4C shutdown control rods provided enough shutdown margin as well as subcriticality at cold refueling condition.

  • PDF