• 한국정보통신설비학회:학술대회논문집
• /
• 한국정보통신설비학회 2006년도 하계학술대회
• /
• pp.87-90
• /
• 2006

Nowadays, we can enjoy access to high speed network and advanced services of convergence between broadcasting and communication anywhere and anytime through a ubiquitous computing. So, now digital convergence devices come out constantly. These devices are required faster network environment for high speed data processing than before. In this paper, we describe the design of InfiniBnad network adapter, which is included two FPGA chipsets. When this adapter is installed to Digital Convergence Platform (DCP) network performance will be improved. The adapter includes 12channel serial ports for external communication and internally, uses PCI-Express bus. We have finished the test of high speed serial based network adapter through composing complete InfiniBand network and applied fabric management software. So, we have verified that it can be applied on DCP environment.

• 디지털산업정보학회논문지
• /
• 제7권2호
• /
• pp.59-65
• /
• 2011

All-optical signal processing is expected to offer advantages in speed and power consumption against over electronics signal processing. It has a potential to solve the bottleneck issues of ultra-high speed communication network nodes. All-optical serial-to-parallel and parallel-to-serial data converters would make it possible to easily process the serial data information of a high-speed optical packet without optical-to-electronic-to-optical data conversion. In this paper, we explain the principle of simple and easily expandable all-optical serial-to-parallel and parallel-to-serial data converters based on Mach-Zehnder interferometers. We experimentally demonstrate these data converters at 10Gbit/s serial data rate. They are useful all-optical devices for the all-optical implementations of label decoding, self-routing, control of variable packets, bit-wise logical operation, and data format conversion.

• 마이크로전자및패키징학회지
• /
• 제20권4호
• /
• pp.69-74
• /
• 2013

In this paper, the impact of integrating large number of I/O (Input-Output) and Core power Delivery Network (PDN) on a 6 layers Flip-Chip Ball Grid Array (FCBGA) package is investigated. The impact of core induced supply noise on high-speed I/O interfaces, and high-speed I/O interface's supply noise coupling to adjacent high-speed I/O interfaces' jitter impact are studied. Concurrent stress validation software is used to induce SSO noise on each individual I/O interfaces; and at the same time; periodic noise is introduced from Core PDN into the I/O PDN domain. In order to have the maximum coupling impact, a prototype package is designed to merge the I/O and Core PDN as one while impact on jitter on each I/O interfaces are investigated. In order to understand the impact of the Core to I/O and I/O to I/O noise, the on-die noise measurements were measured and results were compared with the original PDN where each I/O and Core PDN are standalone and isolated are used as a benchmark.

• Applied Microscopy
• /
• 제46권4호
• /
• pp.171-175
• /
• 2016

A distinctive neuronal network in the brain is believed to make us unique individuals. Electron microscopy is a valuable tool for examining ultrastructural characteristics of neurons, synapses, and subcellular organelles. A recent technological breakthrough in volume electron microscopy allows large-scale circuit reconstruction of the nervous system with unprecedented detail. Serial-section electron microscopy-previously the domain of specialists-became automated with the advent of innovative systems such as the focused ion beam and serial block-face scanning electron microscopes and the automated tape-collecting ultramicrotome. Further advances in microscopic design and instrumentation are also available, which allow the reconstruction of unprecedentedly large volumes of brain tissue at high speed. The recent introduction of correlative light and electron microscopy will help to identify specific neural circuits associated with behavioral characteristics and revolutionize our understanding of how the brain works.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2003년도 ICCAS
• /
• pp.1152-1156
• /
• 2003

For pneumatic valve system control, we need a serial data transmission system with high speed and reliability for information interchange between main computer and I/O devices. This paper presents a set of design techniques for a data communication system that is mainly used for pneumatic valve system control. For this purpose, we first designed hardware modules for an interface between central control module and local node that handles the operation of solenoid control valves. in addition, we developed a communication protocol for construction of rs-485 based multi-drop network and this protocol is basically designed with a kind of polling technique. Finally we evaluated performance of the developed system. the field test results show that, even under high noise environment, the data transmission of 375kbps rate is possible up to 1,500meter without using repeater. In addition, the system developed in this research is easily to be extended for a communication network because of its modular structure.

• 한국정보처리학회논문지
• /
• 제7권5호
• /
• pp.1553-1558
• /
• 2000

The development of recent computer and communication technology has changed Automation System using communication network, and the new USB substituted with Serial Communication is already developed and now popular. In this paper, High speed data transfer system design using USB interface and communication application simulated for the situation is introduced. Base on USB, we can use additive function efficiently coped with former field device. The 'Winsock Connection USB Ternimal,' designed for hardware simulation, control the field device connected by USB, and provide the way for remote control of field device by Telnet connection through TCP/IP. That theorem can guarantee controlling direct input dta of user, and acuate function of field device using USB Packet Transmission. As a result of amy research, this communication application system identified good operation of field device with those of former field device. Another result of the experiment of hardware operation, we obtained accomplishment that the sufficient bandwidth guarantee of USB has high speed and high performance, and reduce the occupancy of system.

• Journal of Electrical Engineering and Technology
• /
• 제13권6호
• /
• pp.2479-2484
• /
• 2018

The filter bank multicarrier modulation (FBMC) technique is one of multicarrier modulation technique (MCM), which is mainly used to improve channel capacity of cognitive radio (CR) network and frequency spectrum access technique. The existing FBMC System contains serial to parallel converter, normal QAM modulation, Radix2 inverse FFT, parallel to serial converter and poly phase filter. It needs high area, delay and power consumption. To further reduce the area, delay and power of FBMC structure, a new clock gating technique is applied in the QAM modulation, radix2 multipath delay commutator (R2MDC) based inverse FFT and unified addition and subtraction (UAS) based FIR filter with parallel asynchronous self time adder (PASTA). The clock gating technique is mainly used to reduce the unwanted clock switching activity. The clock gating is nothing but clock signal of flip-flops is controlled by gate (i.e.) AND gate. Hence speed is high and power consumption is low. The comparison between existing QAM and proposed QAM with clock gating technique is carried out to analyze the results. Conversely, the proposed inverse R2MDC FFT with clock gating technique is compared with the existing radix2 inverse FFT. Also the comparison between existing poly phase filter and proposed UAS based FIR filter with PASTA adder is carried out to analyze the performance, area and power consumption individually. The proposed FBMC with clock gating technique offers low power and high speed than the existing FBMC structures.

• 한국정보처리학회논문지
• /
• 제4권2호
• /
• pp.499-514
• /
• 1997

본 논문에서는 다양한 이기종 망간의 상호 연동을 통한 개방형정보통신서비스를 제공하기 위해 게이트웨이시스(Gateway System)으로 개발되고 있는 대용량 통신처리 시스템의 내부 고속 연동망의 구조를 제시한다. 주요제원으로는 32*32 입출력 체널의 공유버스 스위칭 대역폭은은 640MBPS로써 평형상태에서 각 채널별 약 20Mbps 정도의 대연폭 할당이 가능하여 전화망 뿐만 아니라 고속의 ISDN 및 인터네트 서비스 연동이 가능하다. 고속 연동망은 주된 스위칭 기능을 담당하는 중재교환부, 각 입출력 채널을 구성하는 가입자 입출력부, 이들 상호 연결하는 백플레인버스로 구성이 되고, 신뢰성 향상기 위하여 부하 분담 방식의 이중화 구성이 가능하다.또한망정합모들의 구현을 용이케 하고 연동망 프로토콜을 처리하는 부하를 감소하기 위해 고속 연동망 프로토콜을 전담 처리 가입자노드 어댑터를 개발하였다.

• 한국통신학회논문지
• /
• 제28권6C호
• /
• pp.594-601
• /
• 2003

5GHz 대역을 사용하는 고속 무선 LAN 시스템은 전송방식으로 OFDM(Orthogonal Frequency Division Multiplexing) 방식을 사용하고 있다. OFDM 방식은 병렬 전송으로, 타 직렬 전송시스템과 비교하여 채널의 시간적 변화에 강한 특성을 가지고 있다는 여러 장점을 가지고 있다. 그러나 OFDM방식은 다수의 직교 반송파를 사용하기 때문에 부반송파들간의 직교성이 깨질 경우에는 채널간의 간섭이 발생되어 BER(Bit Error Ratio) 성능이 크게 저하된다. 따라서, 본 논문에서는 최대 54Mbps의 전송률을 가지는 5GHz 대역을 사용하는 고속 무선 LAN 시스템에서의 동기화 기법을 제안한다. 제안된 동기화 기법들은 기존의 방식과 비교하여 성능은 유지하면서 복잡도를 줄이는 구조를 가지고 있다.

• 한국정보통신학회논문지
• /
• 제14권12호
• /
• pp.2670-2674
• /
• 2010

FlexRay는 차세대 차량 내 전자 장치간의 통신을 위해 고속의 시리얼 통신, time triggered bus, fault tolerant 통신을 제공하는 새로운 네트워크 통신 시스템의 표준이다. FlexRay는 CAN에 비하여 전송속도 최소 10배 이상이며, 수동 버스 토폴로지뿐만 아니라 능동 스타 토폴로지 구성이 가능하다. 본 논문에서는 MC9S12XF512 마이크로콘트롤러를 이용하여 FlexRay 모듈을 구현하고 CAN 메시지를 변환하여 전송할 수 있도록 게이트웨이를 구현하였다. 실험을 통하여 구현한 보드가 성공적으로 동작함을 확인하였다.