• Title/Summary/Keyword: Harmonics level

Search Result 203, Processing Time 0.022 seconds

UHF Band Multi-layer VCO Design Using RF Simulator (RF 시뮬레이터를 이용한 UHF대역 다층구조 VCO 설계)

  • Rhie, Dong-Hee;Jung, Jin-Hwee
    • Proceedings of the KIEE Conference
    • /
    • 2001.11a
    • /
    • pp.96-99
    • /
    • 2001
  • In this paper, we present the simulation results of the multi-layer VCO(Voltage Controlled Oscillator), which is composed of the resonator, the oscillator and the buffer circuit. using EM simulator and nonlinear RF circuit simulator. EM simulator is used for obtaining the EM(Electromagnetic) characteristics of the conductor pattern as well as designing the multi-layer VCO. Obtained EM characteristics were used as real components in nonlinear RF circuit simulation. Finally the overall VCO was simulated using the nonlinear RF circuit simulator. The material for the circuit pattern was Ag and the dielectric was DuPont 951AT, which will be applied for LTCC process. The structure is constructed with 4 conducting layer. Simulated results showed that the output level was about 4.5[dBm], the phase noise was -104[dBc/Hz] at 30[kHz] offset frequency, the harmonics -8dBc, and the control voltage sensitivity of 30[MHz/V] with a DC current consumption of 9.5[mA]. The size of VCO is $6{\times}9{\times}2mm$(0.11[cc]).

  • PDF

Optimal Harmonic Stepped Waveform Technique for Solar Fed Cascaded Multilevel Inverter

  • Alexander, S.Albert;Thathan, Manigandan
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.1
    • /
    • pp.261-270
    • /
    • 2015
  • In this paper, the Optimal Harmonic Stepped Waveform (OHSW) method is proposed in order to eliminate the selective harmonic orders available at the output of cascaded multilevel inverter (CMLI) fed by solar photovoltaic (SPV). This technique is used to solve the harmonic elimination equations based on stepped waveform analysis in order to obtain the optimal switching angles which in turn reduce the Total Harmonic Distortion (THD). The OHSW method considers the output voltage waveform as four equal symmetries in each half cycle. In the proposed method, a solar fed fifteen level cascaded multilevel is considered where the magnitude of six numbers of harmonic orders is reduced. A programmable pulse generator is developed to carry the switching angles directly to the semiconductor switches obtained as a result of OHSW analysis. Simulations are carried out in MATLAB/Simulink in which a separate model is developed for solar photovoltaic which serves as the input for cascaded multilevel inverter. A 3kWp solar plant with multilevel inverter system is implemented in hardware to show the effectiveness of the proposed system. Based on the observation the OHSW method provides the reduced THD thereby improving power quality in renewable energy applications.

Design of Multi-layer VCO for 960 MHz Band (960 MHz대역 다층구조 VCO 설계)

  • 이동희;정진휘
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.15 no.6
    • /
    • pp.492-498
    • /
    • 2002
  • In this paper, we present the simulation results of multi-layer VCO(voltage controlled oscillator), which is composed of resonator, oscillator, and buffer circuit, using EM simulator and nonlinear RF circuit simulator. EM simulator is used for obtaining the EM(Electromagnetic) characteristics of conductor pattern as well as designing the multi-layer VCO. Obtained EM characteristics were used as real components in nonlinear RF circuit simulation. Finally the overall VCO was simulated by the nonlinear RF circuit simulator. The material for the circuit pattern was Ag and the dielectric was Dupont 951AT, which will be applied for LTCC process. The structure of multi-layer VCO is constructed with 4 conducting layer. Simulated results showed that the output level was about 4.5 [dBm], the phase noise was -104 [dBc/Hz] at 30 [kHz] offset frequency, the harmonics -8 dBc, and the control voltage sensitivity of 30 [MHz/V] with a DC current consumption of 9.5 [mA]. The size of VCO is $6{\times}9{\times}2 mm$(0.11 [cc]).

Design of Low Noise Engine Cooling Fan for Automobile using DACE Model (전산실험모형을 이용한 자동차 엔진 냉각홴의 저소음 설계)

  • Sim, Hyoun-Jin;Park, Sang-Gul;Joe, Yong-Goo;Oh, Jae-Eung
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.19 no.5
    • /
    • pp.509-515
    • /
    • 2009
  • This paper proposes an optimal design scheme to reduce the noise of the engine cooling fan by adapting Kriging with two meta-heuristic techniques. An engineering model has been developed for the prediction of the noise spectrum of the engine cooling fan. The noise of the fan is expressed as the discrete frequency noise peaks at the BPF and its harmonics and line spectrum at the broad band by noise generation mechanisms. The object of this paper is to find the optimal design for noise reduction of the engine cooling fan. We firstly show a comparison of the measured and calculated noise spectra of the fan for the validation of the noise prediction program. Orthogonal array is applied as design of experiments because it is suitable for Kriging. With these simulated data, we can estimate a correlation parameter of Kriging by solving the nonlinear problem with genetic algorithm and find an optimal level for the noise reduction of the cooling fan by optimizing Kriging estimates with simulated annealing. We notice that this optimal design scheme gives noticeable results. Therefore, an optimal design for the cooling fan is proposed by reducing the noise of its system.

Design of Low Noise Engine Cooling Fan for Automobile using DACE Model (전산실험모형을 이용한 자동차 엔진 냉각팬의 저소음 설계)

  • Sim, Hyoun-Jin;Lee, Hae-Jin;Lee, You-Yub;Oh, Jae-Eung
    • Proceedings of the Korean Society for Noise and Vibration Engineering Conference
    • /
    • 2007.11a
    • /
    • pp.1307-1312
    • /
    • 2007
  • This paper proposes an optimal design scheme to reduce the noise of the engine cooling fan by adapting Kriging with two meta-heuristic techniques. An engineering model has been developed for the prediction of the noise spectrum of the engine cooling fan. The noise of the fan is expressed as the discrete frequency noise peaks at the BPF and its harmonics and line spectrum at the broad band by noise generation mechanisms. The object of this paper is to find the Optimal Design for Noise Reduction of the Engine Cooling Fan. We firstly show a comparison of the measured and calculated noise spectra of the fan for the validation of the noise prediction program. Orthogonal array is applied as design of experiments because it is suitable for Kriging. With these simulated data, we can estimate a correlation parameter of Kriging by solving the nonlinear problem with genetic algorithm and find an optimal level for the noise reduction of the cooling fan by optimizing Kriging estimates with simulated annealing. We notice that this optimal design scheme gives noticeable results. Therefore, an optimal design for the cooling fan is proposed by reducing the noise of its system.

  • PDF

Design of the Inverter Motor Drive System Applied to PFC using Interleaving Method (인터리빙 PFC를 적용한 모터구동 인버터 시스템 설계)

  • Yoon, Seong-Sik;Choi, Hyun-Eui;Kim, Tae-Woo;Ahn, Ho-Kyun;Park, Seung-Kyu;Yoon, Tae-Sung;Kwak, Gun-Pyoung
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.27 no.4
    • /
    • pp.14-19
    • /
    • 2010
  • In this paper, using interleaved power factor correction how to improve the inverter efficiency studied. Interleaved method can reduce the conduction losses and the inductor energy. Generally, critical conduction mode (CRM) boost PFC converter used low power level because of the high peak currents. if you use the interleaved mode, CRM PFC can be used medium or high power application. interleaved CRM PFC can reduce current ripple for higher system reliability and size of buck capacitor and EMI filter size. Interleaved CRM PFC that is installed in front of inverter can maintain the constant voltage regardless of the input voltage.

A Study on the Identification of Noise Source and the Noise Reduction Method of a Turbo Chiller (터보냉동기의 소음원 파악 및 저소음화에 대한 연구)

  • Jeon, Wan-Ho
    • The KSFM Journal of Fluid Machinery
    • /
    • v.7 no.3 s.24
    • /
    • pp.7-13
    • /
    • 2004
  • In this paper, we identify the noise source and the path of a chiller. This chiller is newly developed for R-l34a refrigerant and 250 RT cooling capacity. The measured overall SPL of the developed turbo-chiller is about 100 dBA. Due to the high rotating speed of the centrifugal impeller, the nun noise source of the chiller is the blade passing frequency and its higher harmonics of the centrifugal impeller. This generated soundpropagates through the duct, and then transmits and radiates to the outer field. From the experiment, it is found that the high frequency noise is mostlytransmitted and radiated through the elbow duct, but the low frequency noise is transmitted and vadiated through the condenser wall. Therefore applying the absorbing material is an effective way of reducing the high and low frequency noise simultaneously. Measurement results show that the application of the sound absorbing material to the elbow duct reduced the overall sound pressure level by 4 dB compared to the 9 dBA reduction for the case of full enclosure. In order to control the generated noise, a dissipativetype silencer is also designed and tested. The silencer reduced the radiated noise about 7.5 dBA.

Integrated Boost-Flyback ZCS Quasi-Resonant Power Factor Preregulator (부스트-플라이백 결합형 ZCS Quasi-Resonant 역률개선 컨버터)

  • 이준영;문건우;김현수;윤명중
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.4 no.1
    • /
    • pp.91-98
    • /
    • 1999
  • An integrated ZCS quasi-resonant converter(QRC) for the power factor correction with a single switch is presented in this paper. The power factor correction can be achieved by the discontinuous conduction mode(DCM) operation of the input current. The proposed converter gives the good power factor, low line current harmonics, and tight output regulation. The input current waveform of the prototype designed using design equations shows about 15% of total harmonic distortion at rated condition. Also, the efficiency and power factor can be obtained about 86% and 0.985, respectively, at rated condition. The proposed converter is suitable for a low power level converter with a tightly regulated low output voltage and switching frequency of more than several hundreds kHz.

  • PDF

A Design of 16-QAM Modulator by use of Direct Digital Frequency Synthesizer (디지탈 직접 주파수 합성기를 이용한 16-QAM 변조기 설계)

  • 유상범;유흥균
    • The Journal of the Acoustical Society of Korea
    • /
    • v.18 no.5
    • /
    • pp.52-57
    • /
    • 1999
  • It is very important to design of QAM modulator of high spectral efficiency for high speed data transmission. In this paper, typical 16-QAM modulator is designed by modification design of DDFS(direct digital frequency synthesizer). DDFS generates sinusoidal waveform digitally to the frequency setting word. Phase modulation is accuratly made by control of a generated phase increment value and amplitude modulation is accomplished in the D/A converter output by control of amplitude level. For the suppression of harmonics and glitch, dual-structured DDFS is studied to improve the spurious characteristics. P-Spice is used for design and simulation in mixed mode. Also we can get the satisfactory results of designed 16-QAM modulator from the constellation output.

  • PDF

New Optimal PWM Scheme for Minimizing the Harmonic Effects of VSI-PWM Inverter (VSI-PWM 인버터의 고주파 영향을 최소화하기 위한 새로운 Optimal PWM 방식)

  • 이윤종;이일형;정동화
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.15 no.11
    • /
    • pp.886-897
    • /
    • 1990
  • This paper is proposed new optimal PWM scheme is based on a defined linear relationship between the successive pulsewidths of the PWM pattern. The calculation of the pulsewidths in the new PWM scheme is caried out without referring to the equations of CW and MW. With this scheme the PWM pattern for microprocessor controlled inverters can be composed easily by obtaining the optimal increment in sucessive pulsiwidths of the pattern. Furthmore, the harmonic level at the output of PWM inverter are always very low because this PWM pattern is selected on the basis of minimum THD. Theis scheme is applied to 1(Hp), three phase induction motor, and compared with conventional regular PWM scheme. The results of calculations and experiments show that new optimal PWM scheme could provide an effective generalized approach for minimization of harmonics in the VSI-PWM inverter.

  • PDF