• Proceedings of the IEEK Conference
• /
• 2002.06a
• /
• pp.383-386
• /
• 2002

The goal of this study is to realize the PBG lowpass filter using novel PBG structure modification both upper layer and ground layer. It has been designed three aperture slots of ground layer for PBG structure which the center slot shape of ground is two type, rectangular and dumbbell. This PBG LPF llas the character of the broader stopband and smaller size than typical LPF. The measurement results have matched the simulated ones. It has the cutoff frequency of each 4.4650Hz and 3.520Hz and at least -2OdB of the signal suppression at the stopband.

• Proceedings of the Korean Institute of Communication Sciences Conference
• /
• 2004.11a
• /
• pp.411-411
• /
• 2004

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.45 no.2
• /
• pp.137-144
• /
• 2008

In this paper, a novel voltage-controlled oscillator(VCO) using the output matching network based on the harmonic control circuit is presented for improving the phase noise property. The phase noise suppression is achieved through the harmonic control circuit having the short impedances for both second-harmonic and third-harmonic components, which has been connected at the output matching network. Also, we have used the microstrip square open loop multiple split-ring resonator(OLMSRR) having the high-Q property to further reduce the phase noise of VCO. Because the output matching network based on the harmonic control circuit has been used for reducing the phase noise property instead of the High-Q resonator, we can obtain the broad tuning range by the low-Q resonator. The phase noise of the proposed VCO using the output matching network based on the harmonic control circuit and the microstrip square OLMSRR has been $-127.5{\sim}126.33$ dBc/Hz @ 100 kHz in the tuning range, $5.744{\sim}5.839$ GHz. Compared with the reference VCO using the output matching network without the harmonic control circuit and the microstrip line resonator, the phase noise property of the proposed VCO has been improved in 26.66 dB.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.18 no.6
• /
• pp.85-89
• /
• 2017

This paper proposes an antenna incorporating a bandstop filter to miniaturize the rectenna used for wireless power transmission with the emerging interest these days. To suppress the harmonics that can be re-radiated, this paper proposes a microstrip patch antenna that can suppress the harmonics while maintaining the size of the antenna by inserting a U-slot, which acts as a bandstop filter, on the ground plane of the antenna. As a result, S11 of the second harmonic(4.6GHz) was reduced from -5.61dB to -0.338dB and the efficiency was suppressed significantly from 29.76% to 1.5%. In addition, the maximum gain was reduced to -12dBi from 2.89dBi. On the other hand, at the fundamental frequency (2.45GHz), the S11 value was reduced from -18 dB to -15 dB, and the efficiency was reduced slightly from 68.2% to 60%. In the case of applying a microstrip antenna combined with the proposed bandstop filter to a rectenna, it is believed that the harmonics that degrade the performance of the rectenna can be removed effectively while reducing the large area occupied by harmonic suppression.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.43 no.1 s.343
• /
• pp.127-132
• /
• 2006

This paper presents a dual-mode amplifier which operates as amplifier or frequency multiplier according to the input frequency. It satisfies the 802.11a/b/g frequency band of wireless LAN standard. A conventional dual-band wireless LAN transmitter consists of the separating power amplifiers operating at each frequency band, but the proposed dual-mode amplifier operates as an amplifier for the 802.11b/g signal and as a frequency multiplier for the 802.11a signal according to each LAN bias condition. The amplifier mode shows the gain of 13dB, the PldB of 17dBm and second harmonic suppression of below -37dBc. And the frequency-doubler mode shows the gain of 3.3dB, the output power of 7.3dBm and third harmonic suppression of below -50dBr.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.49 no.2
• /
• pp.72-75
• /
• 2012

In this paper, high-efficiency DC-AC converter is implemented for the wireless power transmission. The DC-AC converter is implemented by combining the oscillator and power amplifier. Because the conversion efficiency of wireless power transmitter is strongly affected by the efficiency of power amplifier, the high-efficiency power amplifier is implemented by using the Class-E amplifier structure. Also, because the output power of oscillator connected to the input stage of power amplifier is low, high-gain two-stages power amplifier using the drive amplifier is implemented to realize the high-output power DC-AC converter. The dual band harmonic suppression filter is implemented to suppress 2nd, 3rd harmonics of 13.56 MHz. The output power and conversion efficiency of DC-AC converter are 40 dBm and 80.2 % at the operation frequency of 13.56 MHz.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.15 no.9
• /
• pp.888-895
• /
• 2004

This paper proposes new miniaturization method of parallel coupled line filter by using capacitors and grounding. Proposed method can reduce resonator size by using only a small number of capacitor and grounding of parallel coupled line filter which is conventional in field of RF filters because of its design and fabrication simplicity. This paper applies the miniaturization method of transmission line and parallel coupled line to parallel coupled line filter, and presents that grounding can reduce the number of shut capacitors. Presented miniaturized method has merits of miniaturization of parallel coupled line, harmonic suppression, and improvement of high frequency skirt with harmonic suppression. For verification of proposed method, this paper presents a hairpin filter, which has 900 MHz center frequency and 10 % FBW, miniaturized to λ/4 by proposed method.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.19 no.12
• /
• pp.1462-1469
• /
• 2008

This paper proposes the design method based on the Composite Right/Left-Handed(CRLH) structure to miniaturize and enhance the rejection performance in the stopband of the bandpass filter for a VHF band($169{\sim}211\;MHz$). For realization, we used the 0-th order resonance point of the CRLH and the simple theory of Inverter as coupling. The proposed technique is validated by the performance predictions and experiments, (Insertion loss <2 dB, $S_{11}$< -15 dB, suppression of up to the 3rd harmonic) and it is found out that the suggested method enables the size reduction of around 60 % from the conventional filters such as the parallel edge coupled type.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.18 no.2 s.117
• /
• pp.118-125
• /
• 2007

Harmonic band of bandpass filter(BPF) is suppressed using coupled mushroom structure. Between double positive (DPS) transmission line such as microstrip and double negative(DNG) transmission line such as one dimensional mushroom structure, strong coupling broadly arises in the cross range of dispersion curves of isolated microstrip and mushroom structure because of complex propagation constant in the cross range. Strong coupling inhibits wave propagation, so that this kind of structure can be utilized as bandstop filter(BSF). This BSF utilizes coupled transmission line instead of coupled resonator, resulting in broad bandwidth(>30 %), shan-rejection, and high rejection level. The strong coupling between DPS and DNG transmissionline makes it possible shorten coupling length, resulting in compact size. In this paper, parallel coupled BSF having center frequency of 4 GHz and 3 dB fractional bandwidth of 40 % is designed and utilized to suppressed spurious mode of two bandpass filters.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.18 no.2 s.117
• /
• pp.213-218
• /
• 2007

In this paper, we propose the design and fabrication on high frequency CMOS VCO for DS-UWB(Direct-Sequence Ultra-WideBand) applications using 0.18 ${\mu}m$ process. The complementary cross-coupled LC oscillator architecture which is composed of PMOS, NMOS symmetrically, is designed for improving the phase noise characteristic. The resistor is used instead of current source that reduce the 1/f noise of current source. The high-speed buffer is needed for measuring the output characteristic of VCO using spectrum analyzer, therefore the high-speed inverter buffer is designed with VCO. A fabricated core VCO size is $340{\mu}m{\times}535{\mu}m$. The VCO is tunable between 7.09 and 7.52 GHz and has a phase noise lower than -107 dBc/Hz at 1-MHz offset over entire tuning range. The measured harmonic suppression is 32 dB. The VCO core circuit draws 2.0 mA from a 1.8 V supply.