• 제목/요약/키워드: Hardware Test

검색결과 1,065건 처리시간 0.03초

차간거리제어 Hardware-in-the-Loop 시뮬레이션 (Hardware-in-the-Loop Simulation of a Vehicle-to-Vehicle Distance Control System)

  • 문일기;이찬규;이경수;권영도
    • 대한기계학회:학술대회논문집
    • /
    • 대한기계학회 2001년도 춘계학술대회논문집B
    • /
    • pp.741-746
    • /
    • 2001
  • This paper presents an investigation of a vehicle-to-vehicle distance control using a Hardware-in-the-Loop Simulation(HiLS) system. Since vehicle tests are costly and time consuming, how to establish a efficient and low cost development tool is an important issue. The HiLS system consists of a stepper motor, an electronic vacuum booster, a controller unit and two computers which are used to form real time simulation and to save vehicle parameters and signals of actuator through a CAN(Controller Area Network). Adoption of a CAN for communication is a trend in the automotive industry. Since this environment is the same as that of a real vehicle, a distance control logic verified in laboratory can be easily transfered to a test vehicle.

  • PDF

시뮬레이션과 축소모형에 의한 UPFC의 성능해석 (Performance Analysis of UPFC by Simulation & Scaled Hardware Model)

  • 박지용;백승택;김희종;한병문;한학근
    • 대한전기학회논문지:전기기기및에너지변환시스템부문B
    • /
    • 제48권10호
    • /
    • pp.579-586
    • /
    • 1999
  • This paper describes a simulation model and a scaled hardware model to analyze the dynamic performance of Unified Power Flow Controller, which can flexibly adjust the active power flow through the ac transmission line. The design of control system for UPFC was developed using vector control method. The results of simulation and scaled hardware test show that the developed control system works accurately. Both models would be very effective for analyzing the dynamic performance of the Unified Power Flow Controller.

  • PDF

단일칩 능동 소음 제어기 및 평가 시스템 개발 (Development of A Single-Chip Active Noise Controller And Its Evaluation System)

  • 정익주
    • 대한임베디드공학회논문지
    • /
    • 제16권6호
    • /
    • pp.241-246
    • /
    • 2021
  • In this paper, we developed the evaluation system for the active noise control so that the algorithms can be easily evaluated in real-time on the system. We implemented the active noise controller based on a single-chip with only additional op-amps for signal conditioning because the TMS320C280049 MCU includes almost all necessary peripherals for the active noise controller. Due to the difficulty in testing algorithms on embedded-type hardware unlike in computer simulation, we also developed GUI-based evaluation software which makes it simple to test algorithms on the hardware. Using the GUI software, we can optimize the parameters of the algorithms with ease in a specific noise environment because the parameters can be adjusted in real-time when the algorithm is running on the hardware.

Low-Complexity Block Diagonalization Precoder Hardware Implementation for MU-MIMO 4×4

  • Khai, Lam Duc
    • Journal of information and communication convergence engineering
    • /
    • 제17권1호
    • /
    • pp.1-7
    • /
    • 2019
  • In this paper, we present the block diagonalization (BD) algorithm for the multiple-user multiple input multiple output (MU-MIMO) $4{\times}4$ system using specific purpose processor (SPP) hardware. Our objective is to improve the single-user MIMO (SU-MIMO) system using the MU-MIMO technology, which is remarkably fast and allows more users to connect simultaneously. To that end, our MU-MIMO precoder uses the BD algorithm to ensure signal integrity when connecting multiple users; but remains accurate and stable. However, a precoder that uses the BD algorithm is computationally complex; therefore, we use an SPP with special functions designed to compute the BD algorithm. The implementation test results show that our SPP computes the BD algorithm faster than the software solution.

PC 기반 GPS 수신기 하드웨어 모듈 및 펌웨어 개발 (Hardware and Software Implementation of a GPS Receiver Test Bed Running from PC)

  • 윈필롱;윈황휴;이상훈;박옥득;김현수;김한실
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2006년 학술대회 논문집 정보 및 제어부문
    • /
    • pp.394-396
    • /
    • 2006
  • When developing a new GPS receiver module, the essential problems are evaluation of reliable algorithms, software debugging, and performance comparison between algorithms to find optimal solution. Most GPS receiver modules nowadays use a correlator to track signals from satellites and an MCU (Micro Controller Unit) to control operations of the entire module. The problem of software evaluation from MCU is very difficult, due to limitation of MCU resources and low ability of interfacing with user. Normally, user has to expense special tool kit for a limiting access to MCU but it is also hard to use. This article introduces an implementation of a GPS receiver test bed using correlator GP2021 interfacing with ISA (Industry Standard Architecture) PC bus. This way can give user complete control and visibility into the operation of the receiver, then user can easily debug program and test algorithms. For this article, the least square method is implemented to test the hardware and software performance.

  • PDF

하드웨어-인-더-루프 기반의 배관 평가 시뮬레이터의 개발 (Development of a Piping Integrity Evaluation Simulator Based on the Hardware-in-the-Loop Simulation)

  • 김영진;허남수;차헌주;최재붕;표창률
    • 대한기계학회논문집A
    • /
    • 제25권7호
    • /
    • pp.1031-1038
    • /
    • 2001
  • In order to verify the analytical methods predicting failure behavior of cracked piping, full-scale pipe tests are crucial in nuclear power plant piping. For this reason, series of international test programs have been conducted. However, full-scale pipe tests require expensive testing equipment and long period of testing time. The objective of this paper is to develop a test system which can economically simulate the full-scale pipe test regarding the integrity evaluation. This system provides the failure behavior of cracked pipe by testing a wide-plate specimen. The system provides the failure behavior of cracked pipe by testing a wide-plate specimen. The system was developed for the integrity evaluation of nuclear piping based on the methodology of hardware-in-the-loop (HiL) simulation. Using this simulator, the piping integrity can be evaluated based on the elastic-plastic behavior of full-scale pipe, and the high cost full-scale pipe test may be replaced with this economical system.

PV PHIL-시뮬레이터의 성능 개선을 위한 최적의 운영제어 알고리즘 연구 (A study on advanced PV operation algorithm to improve the PV Power-Hardware-In-Loop Simulator)

  • 김대진;김병기;고희상;장문석;유경상
    • 한국산학기술학회논문지
    • /
    • 제18권9호
    • /
    • pp.444-453
    • /
    • 2017
  • 기존 RTDS를 이용한 PV PHIL(Power-Hardware-In-Loop) Simulator는 확장성과 유연성의 문제로 인하여 일반 DC Amplifier를 이용한 많은 연구가 진행되었으나, PV Inverter와 연계할 경우에 과도 상태의 출력이 발생하여 안정성과 PV Inverter의 성능 개선이 불가능하였다. 따라서, 이러한 문제점을 해결하기 위하여 본 논문에서는 PV PHILS의 출력 성능 향상과 안정적인 운영이 이루어질 수 있는 제어 알고리즘을 제안한다. 즉, 이 제어 알고리즘은 DC Amplifier의 전기적 출력 특성을 극복하기 위해 정전압(CV), 정전류(CC) 상태에 따라 전압, 전류의 목표 값을 제어하고 각 장치별 특성 고려한 Multi-rate 기반의 특성을 갖는다. 먼저, PV Array의 수학적인 모델링과 DC Amplifier 그리고 DC 전력측정용 Isolated 장치와 통합하여 실시간 처리 기반의 장치로 구성하였고, 제안한 알고리즘이 적용된 PV PHILS와 실제 계통에 연계된 PV Inverter를 이용한 성능시험을 통해서, 그 결과가 기존 방법에 대비해 우수성 및 유용성을 입증하였다.

Design and Implementation of UAV's Autopilot Controller

  • Lee, Jeong-Hwan;Lee, Ki-Sung;Jeong, Tae-Won
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2004년도 ICCAS
    • /
    • pp.52-56
    • /
    • 2004
  • Unmanned Aerial Vehicles (UAVs) are remotely piloted or self-piloted aircraft by inputted program in advance or artificial intelligence. In this study Aileron and Elevator are used to control the movement of airplane for horizontal and vertical flights about its longitudinal and lateral axis. In an introduction, the drone was linearly modeled by extracting aerodynamic parameter through flight test and simulation, lift and drag coefficient corresponding to angle of attack, changes of pitching moment coefficient. In the main subject, the flight simulation was performed after constructing hardware using TMS320F2812 from TI company and PID with lateral and longitudinal controller for horizontal and vertical flights. Flying characteristics of two system were estimated and compared through real flight test with hardware equipped algorithm and adaptive algorithm that was applied to consider external factors such as turbulence. In conclusion the control performance of the controller with proposed algorithm was streamlined at lateral and longitudinal controller respectively, we will discuss guidance command to pass way point.

  • PDF

위성체 성능 시험 장치 개발에 관한 연구 (A study on the development of satellite dynamic simulator hardware)

  • 용상순;김영학;김진철
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1993년도 한국자동제어학술회의논문집(국내학술편); Seoul National University, Seoul; 20-22 Oct. 1993
    • /
    • pp.788-792
    • /
    • 1993
  • The objective of this study is to develope a satellite dynamic simulator, which can test and analyze the performance of spacecraft attitude control, antenna pointing instruments, communication equipments and spacecraft components under the space environment. The satellite simulator can be used to predict the events such as malfunction and failure of satellites in space during operation and can be used to protect against emergencies. At first, the performance test system of attitude control is investigated which can simulate motion and verify stability of spacecraft. Our system consists of an attitude control main processor and a sub-processor including some real hardwares such as attitude sensors and actuators. In this paper, we describe the procedure of designing and manufacturing the dynamic simulator hardware, which consists of the central processor board, the sub-processor board and the sun sensor, and also communication between the components.

  • PDF

세그웨이형 2륜 이동로봇의 하드웨어 설계방법 (Hardware Design Methods for Segway Type 2-Wheeled Mobile Robots)

  • 조정우;박귀태
    • 전자공학회논문지SC
    • /
    • 제46권5호
    • /
    • pp.1-7
    • /
    • 2009
  • 본 논문에서는 세그웨이형 2륜 이동로봇을 어떻게 설계할 것인가에 대해 논한다. 실험목적에 적합한 성능의 2륜 이동로봇을 설계하기 위해 모터 선정, 배터리 선정, MCU 선정, 모터 배치, 외형 설계의 5가지 기준을 제시한다. 제시한 기준을 고려하여 2륜 이동로봇을 설계하면 정밀하고 정확한 테스트베드로써 실험 시 의미있는 결과를 얻는데 최고의 환경을 제공할 것이다.