• Title/Summary/Keyword: Hardware Performance Test

Search Result 423, Processing Time 0.029 seconds

A Study on Aux. Block Characteristics of High Speed Railway (고속철도차량 Aux. Block 성능에 관한 연구)

  • Han, Young-Jae;Kim, Seog-Won;Park, Choon-Soo;Lee, Su-Gil;Kim, Jin-Hwan;Kim, Hyun
    • Proceedings of the KIEE Conference
    • /
    • 2003.07b
    • /
    • pp.1294-1296
    • /
    • 2003
  • For this research, we developed the hardware and software of the measurement system for on-line test and evaluation. The software controls the hardware of the mesurement data and acts as interface between users and the system hardware. In this paper, we is studied for Aux. Block performance of railway vehicle. In order to this test is developed signal conversion system. Using this system. we obtained important result for battery voltage, Aux. Block temperature.

  • PDF

SDR Based Modulation Performance of RF Signal under Different Communication Channel

  • Shabana Habib
    • International Journal of Computer Science & Network Security
    • /
    • v.24 no.3
    • /
    • pp.182-188
    • /
    • 2024
  • Hardware components are an integral part of Hardware Define Radio (HDR) for seamless operations and optimal performance. On the other hand, Software Define Radio (SDR) is a program that does not rely on any hardware components for its performance. Both of the latter radio programmers utilize modulation functions to make their core components from signal processing viewpoint. The following paper concentrates on SDR based modulation and their performance under different modulations. The bit error rate (BER) of modulations such as PSK, QAM, and PSAM were used as indicators to test channel quality estimation in planar Rayleigh fading. Though it is not commonly used for channel fading, the method of the adder determines the regionally segmented channel fading. Thus, the estimation error of the channel change substantially reduces the performance of the signal, hence, proving to be an effective option. Moreover, this paper also elaborates that BER is calculated as a function of the sample size (signal length) with an average of 20 decibels. Consequently, the size of the results for different modulation schemes has been explored. The analytical results through derivations have been verified through computer simulation. The results focused on parameters of amplitude estimation error for 1dB reduction in the average signal-to-noise ratio, while the combined amplitude deviation estimation error results are obtained for a 3.5 dB reduction

Fault Diagnosis and Performance Evaluation of Auxiliary Block for Korean High-Speed Train (한국형 고속전철 보조전원장치 고장진단과 성능평가)

  • Han Young-Jae;Kim Gi-Khwan;Kim Seog-Won;Kim Jong-Young;Kim Hyun
    • Proceedings of the KSR Conference
    • /
    • 2004.10a
    • /
    • pp.1449-1454
    • /
    • 2004
  • For the research, we developed the hardware and software of the measurement system for on-line test and evaluation. The software controls the hardware of the measurement data and acts as a interface between users and the system hardware. In this paper, we studied performances of the auxiliary block for high-speed railway vehicle. In order to performance these works, the conversion system was developed. Using this system, we obtained the important results, such as voltage values for the battery charger and auxiliary block. Also, we diagnosed the faults and performed the evaluation for auxiliary block using the measurement system and data.

  • PDF

A Real-time Single-Pass Visibility Culling Method Based on a 3D Graphics Accelerator Architecture (실시간 단일 패스 가시성 선별 기법 기반의 3차원 그래픽스 가속기 구조)

  • Choo, Catherine;Choi, Moon-Hee;Kim, Shin-Dug
    • The KIPS Transactions:PartA
    • /
    • v.15A no.1
    • /
    • pp.1-8
    • /
    • 2008
  • An occlusion culling method, one of visibility culling methods, excludes invisible objects or triangles which are covered by other objects. As it reduces computation quantity, occlusion culling is an effective method to handle complex scenes in real-time. But an existing common occlusion culling method, such as hardware occlusion query method, sends objects' data twice to GPU and this causes processing overheads once for occlusion culling test and the other is for rendering. And another existing hardware occlusion culling method, VCBP, can test objects' visibility quickly, but it neither test bounding volume nor return test result to application stage. In this paper, we propose a single pass occlusion culling method which uses temporal and spatial coherency, with effective occlusion culling hardware architecture. In our approach, the hardware performs occlusion culling test rapidly with cache on the rasterization stage where triangles are transformed into fragments. At the same time, hardware sends each primitive's visibility information to application stage. As a result, the application stage reduces data transmission quantity by excluding covered objects using the visibility information on previous frame and hierarchical spatial tree. Our proposed method improved maximum 44%, minimum 14% compared with S&W method based on hardware occlusion query. And the performance is increased 25% and 17% respectively, compared to maximum and minimum performance of CHC method which is based on occlusion culling method.

A study on the development of satellite dynamic simulator hardware (위성체 성능 시험 장치 개발에 관한 연구)

  • 용상순;김영학;김진철
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1993.10a
    • /
    • pp.788-792
    • /
    • 1993
  • The objective of this study is to develope a satellite dynamic simulator, which can test and analyze the performance of spacecraft attitude control, antenna pointing instruments, communication equipments and spacecraft components under the space environment. The satellite simulator can be used to predict the events such as malfunction and failure of satellites in space during operation and can be used to protect against emergencies. At first, the performance test system of attitude control is investigated which can simulate motion and verify stability of spacecraft. Our system consists of an attitude control main processor and a sub-processor including some real hardwares such as attitude sensors and actuators. In this paper, we describe the procedure of designing and manufacturing the dynamic simulator hardware, which consists of the central processor board, the sub-processor board and the sun sensor, and also communication between the components.

  • PDF

Prediction of the Transient Performance of the Passenger Diesel Engine with Turbocharger using HIL (HIL을 이용한 터보과급기 승용 디젤 엔진의 과도 성능 예측)

  • Chung, Jin-Eun;Jin, Young-Wook;Jeong, Dong-Young;Chung, Jae-Woo
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.17 no.5
    • /
    • pp.127-132
    • /
    • 2009
  • The transient performance of the passenger diesel engine equipped with the variable geometry turbocharger was simulated using HIL(hardware-in-the-loop) system. The system consists of engine model as software, and the turbocharger test bench as hardware. The engine model is mean value model which is programmed by the Simulink of the Mathworks. The turbocharger test bench is composed of a blower, some sensors, and DAQ boards. A real time simulation is possible since the operating system based on the real time is included. The results show the good response for the transient characteristics. Therefore this HIL system can be used for development of the new turbocharger effectively.

Trade-off Study on the Performance of GPS/INS for Aviation Navigation

  • Changsun Yoo;leeki Ahn;Lee, Sangjeong
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2002.10a
    • /
    • pp.47.2-47
    • /
    • 2002
  • $\textbullet$ Introduction of aviation navigation $\textbullet$ Integrated navigation algorithm $\textbullet$ Description of hardware system $\textbullet$ Ground test $\textbullet$ Flight test $\textbullet$ Conclusion

  • PDF

Traffic Generator for Performance Test of the TDX-10 Packet Handler (TDX-10 패킷처리기의 성능척정을 위한 트래픽발생기의 설계)

  • 정중수;전경표
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.32A no.3
    • /
    • pp.411-417
    • /
    • 1995
  • Packet switching is an important aspect of ISDN. In the TDX-10 switching system, which is being developed as an ISDN exchange in Korea, the packet switching function is implemented on the basis of Case B scenario of X.31. After implementing the packet switching function the performance test must be executed to check whether the design objectives of performance are satisfied or not. However, it is not easy to set up test environment for performance measurement under full load conditions. This paper presents the design of the traffic generator which enables us to do performance test of the TDX-10 packet handler under full load conditions. To generate packet traffic we change only software programs without any change of the hardware system of the packet handler.

  • PDF

Hardware and Software Implementation of a GPS Receiver Test Bed Running from PC (PC 기반 GPS 수신기 하드웨어 모듈 및 펌웨어 개발)

  • Long, Nguyen Phi;Hieu, Nguyen Hoang;Lee, Sang-Hoon;Park, Ok-Deuk;Kim, Hyun-Su;Kim, Han-Sil
    • Proceedings of the KIEE Conference
    • /
    • 2006.10c
    • /
    • pp.394-396
    • /
    • 2006
  • When developing a new GPS receiver module, the essential problems are evaluation of reliable algorithms, software debugging, and performance comparison between algorithms to find optimal solution. Most GPS receiver modules nowadays use a correlator to track signals from satellites and an MCU (Micro Controller Unit) to control operations of the entire module. The problem of software evaluation from MCU is very difficult, due to limitation of MCU resources and low ability of interfacing with user. Normally, user has to expense special tool kit for a limiting access to MCU but it is also hard to use. This article introduces an implementation of a GPS receiver test bed using correlator GP2021 interfacing with ISA (Industry Standard Architecture) PC bus. This way can give user complete control and visibility into the operation of the receiver, then user can easily debug program and test algorithms. For this article, the least square method is implemented to test the hardware and software performance.

  • PDF

A Study on Measurement System Development for Electric Equipments of Tilting Train Express (틸팅차량 전기장치 측정시스템 개발)

  • Han, Young-Jae;Kim, Seog-Won;Kim, Sang-Soo;Kim, Young-Guk;Koo, Hun-Mo
    • Proceedings of the KIEE Conference
    • /
    • 2006.10d
    • /
    • pp.250-252
    • /
    • 2006
  • In this paper, we studied for the measurement system for on-line testing and evaluation of tilting train express(TTX). The measurement system is installed in each train for the performance measurement during the test run. It is composed of software part, hardware part and can measure various signals such as velocity, voltage, temperature. The software controls the hardware of the measurement system, performs the analysis and calculation of measurement data and acts as interface between users and the system hardware. The hardware is consisted of 7 DAMs(Data Acquisition Modules) and 6 monitoring modules.

  • PDF