• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2000.04a
• /
• pp.57-64
• /
• 2000

As integrated circuits become more complex, the number of I/O connections per chip grow. Conventional wire-bonding, lead-frame mounting techniques are unable to keep up. The space saved by shrinking die size is lost when the die is packaged in a huge device with hundreds of leads. The solution is bumps; gold, conductive adhesive, but most importantly solder bumps. Virtually every semiconductor manufacturer in the world is using or planning to use bump technology fur their larger and more complex devices. Several wafer-bumping processes used in the manufacture of bumped wafer. Some of the more popular techniques are evaporative, stencil or screen printing, electroplating, electrodes nickel, solder jetting, stud bumping, decal transfer, punch and die, solder injection or extrusion, tacky dot process and ball placement. This paper will discuss the process steps for bumping wafers using these techniques. Critical cleaning is a requirement for each of these processes. Key contaminants that require removal are photoresist and flux residue. Removal of these contaminants requires wet processes, which will not attack, wafer metallization or passivation. research has focused on enhanced cleaning solutions that meet this critical cleaning requirement. Process parameters defining time, temperature, solvency and impingement energy required to solvate and remove residues from bumped wafers will be presented herein.

• Journal of the Microelectronics and Packaging Society
• /
• v.7 no.1
• /
• pp.51-59
• /
• 2000

As integrated circuits become more complex, the number of I/O connections per chip grow. Conventional wire-bonding, lead-frame mounting techniques are unable to keep up. The space saved by shrinking die size is lost when the die is packaged in a huge device with hundreds of leads. The solution is bumps; gold, conductive adhesive, but most importantly solder bumps. Virtually every semiconductor manufacturer in the world is using or planning to use bump technology for their larger and more complex devices. Several wafer-bumping processes used in the manufacture of bumped wafer. Some of the more popular techniques are evaporative, stencil or screen printing, electroplating, electroless nickel, solder jetting, stud humping, decal transfer, punch and die, solder injection or extrusion, tacky dot process and ball placement. This paper will discuss the process steps for bumping wafers using these techniques. Critical cleaning is a requirement for each of these processes. Key contaminants that require removal are photoresist and flux residue. Removal of these contaminants requires wet processes, which will not attack, wafer metallization or passivation. Research has focused on enhanced cleaning solutions that meet this critical cleaning requirement. Process parameters defining time, temperature, solvency and impingement energy required to solvate and remove residues from bumped wafers will be presented herein.

• Proceedings of the KSME Conference
• /
• 2008.11a
• /
• pp.250-255
• /
• 2008

This study utilized a high speed lap-shear test to evaluate the mechanical behavior of Sn-37Pb/Cu and Sn-37Pb/Electroless Nickel immersion Gold under bump metallization solder joints under high speed loading and hence the drop reliability. The samples were aged for 120 h at different temperatures ($120^{\circ}C,\;150^{\circ}C,\;170^{\circ}C$) and afterward tested at different displacement rates (0.01 mm/s to 500 mm/s) to examine the effects of aging on the drop life reliability. The combination of the stress-strain graphs captured from the shear tests and identifying a fracture mode dominant in the samples for different strain rates leads us to conclude that the drop reliability of solder joints degrades as the aging temperature increases, possibly due to the role of the IMC layer. This study successfully demonstrates that the analysis based on a high speed lap-shear test could be critically used to evaluate the drop reliability of solder joints.

• Korean Journal of Materials Research
• /
• v.5 no.6
• /
• pp.673-681
• /
• 1995

Surface morphology and preferred orientation of 20${\mu}{\textrm}{m}$ gold electrodeposit formed from aqueous solution of the sodium gold sulfite were studied in terms of current density, plating temperature and Au concentration. As the current density changed from 13.0mA/$\textrm{cm}^2$ to 4.6mA/$\textrm{cm}^2$, the solution temperature from 3$0^{\circ}C$ to 6$0^{\circ}C$, pH from 12.0 to 9.0, agitation speed from 0 rpm to 3200rpm and Au concentration from 10g/1 to 14 g/1, local Au concentration near the cathodic surface increased. With increasing the Au concentration, the surface morphology chanced from porous structure to fine-grained structure. Furthermore, it was observed that the preferred orentation of the Au layer changed from (111) to (220) upon the same variation In the Au concentration. The surface morphology and the preferred orientation of the Au layer were found to be closely related to each other.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.15 no.10
• /
• pp.889-895
• /
• 2002

Wafer level packaging is gain mote momentum as a low cost, high performance solution for RF-MEMS devices. In this work, the flip-chip method was used for the wafer level packaging of RF-MEMS devices on the quartz substrate with low losses. For analyzing the EM (electromagnetic) characteristic of proposed packaging structure, we got the 3D structure simulation using FEM (finite element method). The electric field distribution of CPW and hole feed-through at 3 GHz were concentrated on the hole and the CPW. The reflection loss of the package was totally below 23 dB and the insertion loss that presents the signal transmission characteristic is above 0.06 dB. The 4-inch Pyrex glass was used as a package substrate and it was punched with air-blast with 250${\mu}{\textrm}{m}$ diameter holes. We made the vortical feed-throughs to reduce the electric path length and parasitic parameters. The vias were filled with plating gold. The package substrate was bonded with the silicon substrate with the B-stage epoxy. The loss of the overall package structure was tested with a network analyzer and was within 0.05 dB. This structure can be used for wafer level packaging of not only the RF-MEMS devices but also the MEMS devices.

• Proceedings of the KWS Conference
• /
• 2010.05a
• /
• pp.82-82
• /
• 2010

표면실장 공법을 통해 CSP 패키지를 보드에 실장 하는데 있어 무연솔더 접합부의 신뢰성에 영향을 미치는 인자 중 가장 중요한 것은 접합부에 형성되는 IMC (Intermetallic compound, 금속간화합물)인 것으로 알려져 있다. 접합부의 칩 부분에는 솔더와 칩의 UBM (Under bump metalization)이 접합하여 IMC가 형성되나, 보드 부분에는 솔더와 보드의 UBM 뿐만 아니라 그 사이에 솔더 페이스트가 함께 접합되어 IMC가 형성된다. 본 연구에서는 패키지의 신뢰성 연구를 위해 솔더 페이스트의 유무 및 두께에 따른 무연 솔더 접합부의 미세조직의 변화를 분석하였다. 본 실험에서는 Sn-3.0(Wt.%)Ag-0.5Cu 조성과 본 연구진에 의해 개발된 Sn-Ag-Cu-In 조성의 직경 $450{\mu}m$ 솔더 볼을 사용하였으며, 솔더 페이스트는 상용 Sn-3.0Ag-0.5Cu (ALPHA OM-325)를 사용하였다. 칩은 ENIG (Electroless nickel immersion gold) finish pad가 형성된 CSP (Chip scale package)를, 보드는 OSP (Organic solderability preservative)/Cu finish pad가 형성된 것을 사용하였다. 실험 방법은 보드를 솔더 페이스트 없이 플라즈마 처리 한 것, 솔더 페이스트를 $30{\mu}m$ 두께로 인쇄한 것, $120{\mu}m$의 두께로 인쇄한 것, 이렇게 3가지 조건으로 준비한 후, 솔더 볼이 bumping된 칩을 mounting하여, $242^{\circ}C$의 peak 온도 조건의 oven(1809UL, Heller)에서 reflow를 실시하여 패키지를 형성하였다. 이후 시편은 정밀 연마한 후, OM(Optical Microscopic)과 SEM(scanning electron microscope) 및 EDS(energy dispersive spectroscope)를 사용하여 솔더 접합부 IMC의 미세조직을 관찰, 분석하였다.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.36 no.4
• /
• pp.395-403
• /
• 2012

This is direct bonding many of the metal bumps between FPCB and HPCB substrate. By using an ultrasonic horn mounted on an ultrasonic bonding machine, it is possible to bond gold pads onto the FPCB and HPCB at room temperature without an adhesive like ACA or NCA and high heat and solder. This ultrasonic bonding technology minimizes damage to the material. The process conditions evaluated for obtaining a greater bonding strength than 0.6 kgf, which is commercially required, were 40 kHz of frequency; 0.6MPa of bonding pressure; and 0.5, 1.0, 1.5, and 2.0 s of bonding time. The peel off test was performed for evaluating bonding strength, which was found to be more than 0.80 kgf.

• Transactions of the Korean Society of Machine Tool Engineers
• /
• v.18 no.1
• /
• pp.116-121
• /
• 2009

Thermosonic flip chip bonding is an important technology for the electronic packaging due to its simplicity, cost effectiveness and clean and dry process. Mechanical properties of the horn and the shank, such as the natural frequency and the amplitude, have a great effect on the bonding capability of the transverse flip chip bonding system. In this research, two kinds of study are performed. The first is the new design of the clamp and the second is the effect of tolerance parameters to the performance of the system. The clamp with a bent shape is newly designed to hold the nodal point of the flip chip. The second is the effect of the design parameters on the vibration amplitude and planarity at the end of the shank. The variation of the tolerance parameters changes the amplitude and the frequency of the vibration of the shank. They, in turn, have an effect on the quantity of the plastic deformation of the gold ball bump, which determined the quality of the flip chip bonding. The tolerance parameters that give the great effect on the amplitude of the shank are determined using Taguchi's method. Error of set-up angle, the length and diameter of horn and error of the length of the shank are determined to be the parameters that have peat effect on the amplitude of the system.

• Journal of the Microelectronics and Packaging Society
• /
• v.13 no.4
• /
• pp.77-84
• /
• 2006

Surface roughness and wafer-level thickness distribution of the non-cyanide Au bumps were characterized with variations of the electroplating current density and the bath temperature. The Au bumps, electroplated at $3mA/cm^{2}\;and\;5mA/cm^{2}$, exhibited the surface roughness of $80{\sim}100nm$ without depending on the bath temperature of $40^{\circ}C\;and\;60^{\circ}C$. The Au bumps, electroplated with $8mA/cm^{2}$ at $40^{\circ}C\;and60^{\circ}C$, exhibited the surface roughness of 800nm and $80{\sim}100nm$, respectively. Wafer-level thickness deviation of the Au bumps became larger with increasing the current density from $3mA/cm^{2}\;to\;8mA/cm^{2}$. More uniform thickness distribution of the Au bumps was obtained at a bath temperature of $60^{\circ}C$ than that of $40^{\circ}C$.